CMOS current-mode implementation of spatiotemporal probabilistic neural networks for speech recognition
- 46 Downloads
In this paper, a Spatiotemporal Probabilistic Neural Network (SPNN) is proposed for spatiotemporal pattern recognition. This new model is developed by applying the concept of Gaussian density function to the network structure of the SPR (Spatiotemporal Pattern Recognition). The main advantages of this model include faster training and recalling process for patterns. In addition, the overall architecture is also simple, modular, regular, locally connected, and suitable for VLSI implementation. One set of independent speaker isolated (Mandarin digit) speech database is used as an example to demonstrate the superiority of the neural networks for spatiotemporal pattern recognition. The testing result with a reduced error rate of 7% shows that the SPNN is very attractive and effective for practical applications. p ]The CMOS current-mode IC technology is used to implement the SPNN to achieve the objective of minimum classification error in a more direct manner. In this design, neural computation is performed in analog circuits while template information is stored in digital circuits. The prototyping speech recognition processor for the 12th LPC calculation is designed by 1.2μm CMOS technology. The HSPICE simulation results are also presented, which verifies the function of the designed neural system.
KeywordsProbability Density Function Recognition Rate Speech Recognition Probabilistic Neural Network VLSI Implementation
Unable to display preview. Download preview PDF.
- 1.H. Sakoe, R. Isotani, K. Yoshida, and T. Watanabe, “Speaker independent word recognition using dynamic programming neural networks,”Proc. of Int. Symp. Acoustics, Speech, and Signal Processing, pp. 29–32, May 1989.Google Scholar
- 2.C.Y. Wu, R.Y. Liu, and Q.Z. Wu, “A probabilistic neural network for spatiotemporal pattern recognition,”Proc. of IEEE Int. Conf. Systems Engineering, pp. 32–35, Sept. 1992.Google Scholar
- 3.Special issue on current-mode analog signal processing circuits,IEE Proc., Part G, April 1990.Google Scholar
- 4.J.A. Freeman and D.M. Skapura,Neural Networks—Algorithm, Applications, and Programming Techniques, Addison-Wesley Publishing Company, 1991.Google Scholar
- 8.R. Perfetti, “Winner-take-all circuit for neurocomputing applications,”Proc. Inst. Elec. Eng., Vol. 137, pp. 353–359, 1990.Google Scholar
- 13.C. Turchetti and M. Conti, “A new design of neural networks based on approximate identities for approximation and learning,”Proc. of Int. Symp. Circuits and Systems, pp. 359–362, May 1992.Google Scholar
- 15.B.J. Sheu, J. Choi, and C.F. Chang, “An analog neural network processor for self-organizing mapping,”IEEE Int. Solid State Circuits Conf., pp. 136–137, Feb. 1992.Google Scholar