Telecommunication Systems

, Volume 1, Issue 1, pp 77–97 | Cite as

Design and performance analysis of an asynchronous non-blocking switch with window policy

  • Goo Yeon Lee
  • Chong Kwan Un


In this paper, we propose an architecture of an asynchronous non-blocking switch. The switch structure is relatively simple, but it has an advantage in that the window scheme can easily be implemented. Many switch structures synchronized with time slots have been proposed, but they are not efficient when implementing a window scheme. The asynchronous switch proposed in this paper with its implementation of a window scheme can increase its maximum throughput up to 1 in the case of minimum changeover time and large packet size. We also investigate the delay characteristics of the asynchronous switch. In the analysis of delay characteristics, we make some approximations. However, the results of the analysis are in good agreement with simulation results. In addition, the maximum throughput of the switch with finite window size is investigated.


Artificial Intelligence Stochastic Process Probability Theory Performance Analysis Time Slot 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    J.S. Turner, Design of an integrated services packet network, IEEE Sel. Areas Commun. SAC-4(1986)1373–1380.Google Scholar
  2. [2]
    A. Hwang and S. Knauer, Starlite: A wideband digital switch, in:Proc. GLOBECOM'84 (Dec. 1984), pp. 659–665.Google Scholar
  3. [3]
    Y.S. Yeh, M.G. Hluchyj and A.S. Acampora, The knockout switch: A simple, modular architecture for high-performance packet switching, IEEE Sel. Areas Commun. SAC-5(1987)1274–1283.Google Scholar
  4. [4]
    J.Y. Hui and E. Arthurs, A broadband packet switch for integrated transport, IEEE Sel. Areas Commun. SAC-5(1987)1264–1273.Google Scholar
  5. [5]
    M.G. Hluchyj and M.J. Karol, Queueing in high-performance packet switching, IEEE Sel. Areas Commun. SAC-6(1988)1587–1597.Google Scholar
  6. [6]
    T.X. Brown and K.-H. Liu, Neural network design of a Banyan network controller, IEEE Sel. Areas Commun. SAC-8(1990)1428–1438.Google Scholar
  7. [7]
    CCITT Recommendation I.430 and I.431: ISDN User-Network Interfaces, Layer 1 and Layer 2 Recommendations, ITU Red Book, Geneva (1985).Google Scholar
  8. [8]
    L. Kleinrock,Queueing Systems, Vol. 1:Theory (Wiley, 1975).Google Scholar

Copyright information

© J.C. Baltzer AG, Science Publishers 1993

Authors and Affiliations

  • Goo Yeon Lee
    • 1
  • Chong Kwan Un
    • 1
  1. 1.Communications Research Laboratory, Department of Electrical EngineeringKorea Advanced Institute of Science and TechnologyDaejonKorea

Personalised recommendations