Skip to main content
Log in

Mapping image processing operations onto a linear systolic machine

  • Original Articles
  • Published:
Distributed Computing Aims and scope Submit manuscript

Abstract

A high-performance systolic machine, called Warp, is operational at Carnegie Mellon. The machine has a programmable systolic array of linearly connected cells, each capable of performing 10 million floating-point operations per second. Many image processing operations have been programmed on the machine. This programming experience has yielded new insights in the mapping of image processing operations onto a parallel computer. This paper identifies three major mapping methods that are particularly suited to a Warp-like parallel machine using a linear array of processing elements. These mapping methods correspond to partitioning of input dataset, partitioning of output dataset, and partitioning of computation along the time domain (pipelining). Parallel implementations of several important image processing operations are presented to illustrate the mapping methods. These operations include the Fast Fourier transform (FFT), connected component labelling, Hough transform image warping and relaxation.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Annaratone M, Arnould E, Gross T, Kung HT, Lam M, Menzilcioglu O, Sarocky K, Webb JA (1986) Warp Architecture and Implementation. In: Conference Proceedings of the 13th Annual International Symposium on Computer Architecture, June 1986, pp 346–356

  2. Apostol T (1974) Mathematical analysis. Addison-Wesley, Reading, Mass

    Google Scholar 

  3. Ballard DH, Brown DM (1982) Computer vision. Prentice-Hall, Englewood Cliffs, NJ, pp 123–31

    Google Scholar 

  4. Gross T, Kung HT, Lam M, Webb J (1985) Warp as a machine for low-level vision. In: Proc 1985 IEEE International Conference on Robotics and Automation, pp 790–800

  5. Hough PVC (1962) Method and means for recognizing complex patterns. United States Patent Number 3,069, 654

    Google Scholar 

  6. Kung HT (1984) Systolic algorithms for the CMU warp processor. In: Proc of the Seventh International Conference on Pattern Recognition, International Association for Pattern Recognition, pp 570–577

  7. Kung HT (1985) Memory requirements for balanced computer architectures. Journal of Complexity 1(1):147–157. (A revised version also appears in Conference Proceedings of the 13th Annual International Symposium on Computer Architecture, June 1986, pp 49–54

    Google Scholar 

  8. Kung HT, Webb JA (1985) Global operations on the CMU warp machine. In: Proc 1985 AIAA Computers in Aerospace V Conference. American Institute of Aeronautics and Astronautics, pp 209–218

  9. Rabiner LR, Gold B (1975) Theory and application of digital signal processing. Prentice-Hall, Englewood Cliffs

    Google Scholar 

  10. Rosenfeld A (1977) Iterative methods in image analysis. In: Proc IEEE Computer Society Conference on Pattern Recognition and Image Processing. International Association for Pattern Recognition, pp 14–18

  11. Rosenfeld, A, Kak AC (1982) Digital picture processing, 2nd edn. Academic Press, New York

    Google Scholar 

  12. Rosenfeld A, Hummer RA, Zucker SW (1976) Scene labelling by relaxation operations. IEEE Trans on Systems, Man and Cybernetics SMC-6.420-433

  13. Schwartz J, Sharir M, Siegel A (1985) An efficient algorithm for finding connected components in a binary image. Robotics Research Technical Report 38, New York University, Courant Instititute of Mathematical Sciences

  14. Electrotechnical laboratory (1983) SPIDER (Subroutine Package for Image Data Enhancement and Recognition). Joint System Development Corp. Tokyo, Japan

    Google Scholar 

  15. Wallace R, Matsuzaki K, Goto Y, Crisman J, Webb J, Kanade T (1986) Progress in robot road-following. In: Proc 1986 IEEE International Conference on Robotics and Automation

  16. Woo B, Lin L, Ware F (1984) A high-speed 32 bit IEEE floating-point chip set for digital signal processing. In: Proc 1984 IEEE International Conference on Acoustics, Speech and Signal Processing, pp 16.6.1–16.6.4

Download references

Author information

Authors and Affiliations

Authors

Additional information

H.T. Kungjoined the faculty of Carnegie Mellon University in 1974 after receiving his Ph.D. degree there. Appointed to Profesor in 1982, he is currently holding Shell Distinguished Chair in Computer Science at Carnegie Mellon. He was Guggenheim Fellow in 1983–84, and a full time Architecture Consultant to ESL, Inc., a subsidiary of TRW, in 1981. Dr. Kung's current research interests are in high-performance computer architectures and their applications. He has served on editorial boards of several journals and program committees of numerous conferences in VLSI and computer science.

Jon A. Webbreceived the Ph.D. degree in computer science from The University of Texas at Austin in 1980. From 1981 he has worked on the faculty of the Department of Computer Science at Carnegie-Mellon University, where he is currently a Research Computer Scientist. His research interests include the theory of vision and parallel architectures for vision. He has published papers on the recovery of structure from motion, the shape of subjective contours, the design and use of a parallel architecture for low-level vision, and experiments in the visual control of a robot vehicle. Dr. Webb is a member of the IEEE Computer Society and the Association for Computing Machinery.

The research was supported in part by Defense Advanced Research Projects Agency (DOD), monitored by the Air Force Avionics Laboratory under Contract F33615-84-K-1520, and Naval Electronic Systems Command under Contract N00039-85-C-0134, in part under ARPA Order number 5147, monitored by the US Army Engineer Topographic Laboratories under contract DACA 76-85-C-0002, and in part by the Office of Naval Research under Contracts N00014-80-C-0236, NR 048-659, and N00014-85-K-0152, NR SDRJ-007

Rights and permissions

Reprints and permissions

About this article

Cite this article

Kung, H.T., Webb, J.A. Mapping image processing operations onto a linear systolic machine. Distrib Comput 1, 246–257 (1986). https://doi.org/10.1007/BF01660036

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF01660036

Key words

Navigation