Abstract
The loseless property of an MOS floating gate is exploited to implementexact summing operations in the charge domain. Loseless charge sharing in such structures yields circuits with potential applications as building blocks for analog signal processing. Large signal as well as small signal models of floating-gate transistors are presented for both above-threshold and subthreshold regions. Experimental data from fabricated devices in a 2 micron double poly, n-well process are in good agreement with the models. A canonical structure, the Multiple Input Floating-gate Differential Amplifier is proposed and its use in different circuit configurations demonstrated. Experimental data from a multiple differential input operational amplifier are presented. Limitations of the proposed circuits are also discussed.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Mead, C. A.,Analog VLSI and Neural Systems, Addison-Wesley, 1989.
Andreou, A. G. and Boahen, K. A., “Neuromorphic Information Processing: The Current Mode Approach,” inAnalog VLSI Signal and Information Processing, edited by M. Ismail and T. Fiez. McGraw-Hill, 1994.
Allstot, D. J. and Black, Jr., W. C., “Technological design consideration for monolithic MOS switched-capacitor filtering systems,”Proc. IEEE, Vol. 71, pp. 967–986, August 1983.
Säckinger, E., Guggenbühl, W., “A versatile building block: the CMOS differential difference amplifier,”IEEE J. Solid-State Circuits, Vol. SC-22, pp. 287–294, April 1987.
Huang, S.-C., Ismail, M. and Zarabadi, S. R., “A wide range differential difference amplifier: a basic block for analog signal processing in MOS technology,”IEEE Tran. Circuits and Systems, Vol. 40, pp. 289–301, May 1993.
Shibata, T., Ohmi, T., “A functional MOS transistor featuring gate-level weighted sum and threshold operations,”IEEE Tran. Electron Devices, Vol. 39, pp. 1444–1455, June 1992.
Vittoz, E. A. and Fellrath, J., “CMOS analog integrated circuits based on weak inversion operation,”IEEE J. of Solid-State Circuits, Vol. SC-12, pp. 224–231, June 1977.
Vittoz, E. A., “The design of high-performance analog circuits on digital CMOS chips,”IEEE J. of Solid-State Circuits, Vol. SC-20, pp. 657–665, June 1985.
Fichtner, W. and Pötzl, H. W., “MOS modeling by analytical approximations,”Int. J. Electronics, Vol. 46, 1979.
Yang, K. and Andreou, A. G., “Subthreshold Analysis of Floating-Gate MOSFET's,” inProc. Tenth Biennial UGIM Symposium, pp. 141–144, Research Triangle Park, NC, May 1993.
Yang, K. and Andreou, A. G., “Multiple input floating-gate MOS differential amplifiers and applications for analog computation,”Proc. 36th Midwest Symposium on Circuits and Systems, IEEE, August 1993.
Meyer, J. E., “MOS models and circuit simulation,”RCA Review, Vol. 32, March 1971.
Glasser, L. A., “A UV write-enabled PROM,”1985 Chapel Hill Conference on VLSI, pp. 61–65. Computer Science Press, 1985.
Author information
Authors and Affiliations
Additional information
This work was partially supported by a NSF Research Initiation Award (MIP-9010364).
Rights and permissions
About this article
Cite this article
Yang, K., Andreou, A.G. A multiple input differential amplifier based on charge sharing on a floating-gate MOSFET. Analog Integr Circ Sig Process 6, 197–208 (1994). https://doi.org/10.1007/BF01238888
Issue Date:
DOI: https://doi.org/10.1007/BF01238888