Skip to main content
SpringerLink
Log in

Algorithm for finding cuts and loops in the graph of an electronic circuit

  • Published:
Cybernetics Aims and scope

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Literature Cited

  1. V. P. Sigorskii and A. I. Petrenko, Fundamentals of Electronic Engineering [in Russian], Izd. Tekhnika, Kiev (1967).

    Google Scholar 

  2. Yu. M. Kalnibolot-skii and V. N. Timonteev, “Matrix-topological analysis of electrical circuits,” Izv. VUZ, Énergetika, No. 1 (1969).

  3. S. Bellert, “Topological analysis and synthesis of linear systems,” J. Franklin Inst.,274, No. 6 (1962).

  4. V. P. Sigorskii, Methods of Analysis of Electrical Networks Containing Multipole Elements [in Russian], Izd. Akad. Nauk Ukr. SSR, Kiev (1958).

    Google Scholar 

  5. F. H. Branin, Jr., “Computer methods of network analysis,” Proc. IEEE,55, No. 11 (1967).

Download references

Authors
  1. Yu. M. Kalnibolot-skii
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. V. N. Timonteev
    View author publications

    You can also search for this author in PubMed Google Scholar

Additional information

Translated from Kibernetika, No. 6, pp. 67–71, November–December, 1971.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Kalnibolot-skii, Y.M., Timonteev, V.N. Algorithm for finding cuts and loops in the graph of an electronic circuit. Cybern Syst Anal 7, 1015–1020 (1971). https://doi.org/10.1007/BF01068827

Download citation

  • Received:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF01068827

Keywords

Search

Navigation