Journal of Electronic Testing

, Volume 7, Issue 1–2, pp 115–124 | Cite as

Partial scan design and test sequence generation based on reduced scan shift method

  • Yoshinobu Higami
  • Seiji Kajihara
  • Kozo Kinoshita
Test Length Minimization


This paper presents a partial scan algorithm, calledPARES (PartialscanAlgorithm based onREduced Scan shift), for designing partial scan circuits. PARES is based on the reduced scan shift that has been previously proposed for generating short test sequences for full scan circuits. In the reduced scan shift method, one determines proch FFs must be controlled and observed for each test vector. According to the results of similar analysis, PARES selects these FFs that must be controlled or observed for a large number of test vectors, as scanned FFs. Short test sequences are generated by reducing scan shift operations using a static test compaction method. To minimize the loss of fault coverage, the order of test vectors is so determined that the unscanned FFs are in the state required by the next test vector. If there are any faults undetected yet by a test sequence derived from the test vectors, then PARES uses a sequential circuit test generator to detect the faults. Experimental results for ISCAS'89 benchmark circuits are given to demonstrate the effectiveness of PARES.


scan design test sequence generation partial scan circuit short test sequence reduced scan shift 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    V.D. Agrawal, K.-T. Cheng, D.D. Johnson, and T. Lin, “Designing Circuits with Partial Scan,”IEEE Design and Test of Comput., Vol. 5, pp. 8–15, April 1988.Google Scholar
  2. 2.
    K.-T. Cheng and V.D. Agrawal, “A Partial Scan Method for Sequential Circuits with Feedback,”IEEE Trans. on Comput., Vol. 39, pp. 544–548, April 1990.Google Scholar
  3. 3.
    K.K. Kim and C.R. Kime, “Partial Scan by Use of Empirical Testability,”Proc. Int'l Conf. on CAD, pp. 314–317, November 1990.Google Scholar
  4. 4.
    M. Abramovici and J.J. Kulikowski, “The Best Flip-Flop to Scan,”Proc. Int'l Test Conf., pp. 166–173, October 1991.Google Scholar
  5. 5.
    V. Chickermane and J.H. Patel, “A Fault Oriented Partial Scan Design Approach,”Proc. Int'l Conf. on CAD, pp. 400–403, November 1991.Google Scholar
  6. 6.
    I. Pomeranz, L.N. Reddy, and S.M. Reddy, “COMPACTEST: A Method to Generate Compact Test fets for Combinational Circuits,”Proc. Int'l Test Conf., pp. 194–203, October 1991.Google Scholar
  7. 7.
    J.-S. Chang and C.-S. Lin, “Test Compaction for Companational Circuits,”Proc. Asian Test Symp., pp. 20–25, November 1992.Google Scholar
  8. 8.
    S. Kajihara, I. Pomeranz, K. Kinoshita, and S.M. Reddy, “Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits,”Proc. Design Automation Conf., pp. 102–106, 1993.Google Scholar
  9. 9.
    R. Gupta and M.A. Breuer, “Ordering Storage Elements in a Single Scan Chain,”Proc. Int'l Conf. on CAD, pp. 408–411, November 1991.Google Scholar
  10. 10.
    S.Y. Lee and K.K. Saluja, “An Algorithm to Reduce Test Application Time in Full Scan Designs,”Proc. Int'l Conf. on CAD, pp. 17–20, November 1992.Google Scholar
  11. 11.
    H. Higuchi, K. Hamaguchi, and S. Yajima, “Compact Test Sequences for Scan-Based Sequential Circuits,”IEICE Trans. on Fundamentals, Vol. E76-A, pp. 1676–1683, October 1993.Google Scholar
  12. 12.
    Y. Higami, S. Kajihara, and K. Kinoshita, “Reduced Scan Shift: A New Testing Method for Sequential Circuits,”Proc. Int'l Test Conf., pp. 624–630, October 1994.Google Scholar
  13. 13.
    J.-S. Chang and C.-S. Lin, “A Test Clock Reduction Method for Scan-Designed Circuits,”Proc. Int'l Test Conf., pp. 331–339, October 1994.Google Scholar
  14. 14.
    S.P. Morley and R.A. Marlett, “Selectable Length Partial Scan: A Method to Reduce Vector Length,”Proc. Int'l Test Conf., pp. 385–392, October 1991.Google Scholar
  15. 15.
    P.-C. Chen, B.-D. Liu, and J.-F. Wang, “Overall Consideration of Scan Design and Test Generation,”Proc. Int'l Conf. on CAD, pp. 9–12, November 1992.Google Scholar
  16. 16.
    W.-J. Lai, C.-P. Kung, and C.-S. Lin, “Test Time Reduction in Scan Designed Circuits,”Proc. European Design Conf., pp. 489–493, March 1993.Google Scholar
  17. 17.
    Y. Bertrand, F. Bance, and M. Renovell, “Multiconfiguration Technique to Reduce Test Duration for Sequential Circuits,”Proc. Int'l Test Conf., pp. 989–997, October 1993.Google Scholar
  18. 18.
    S.Y. Lee and K.K. Saluja, “Sequential Test Generation with Reduced Test Clocks for Partial Scan Designs,”Proc. IEEE VLSI Test Symp., pp. 220–225, May 1994.Google Scholar
  19. 19.
    S. Kajihara, N. Itazaki, and K. Kinoshita, “Test Pattern Generation under the Observable Circumstance,”IEICE Trans. on Information and Systems, Vol. J73-D-1, pp. 342–349, March 1990 (in Japanese).Google Scholar
  20. 20.
    T.P. Kelsey, K.K. Saluja, and S.Y. Lee, “An Efficient Algorithm for Sequential Circuit Test Generation,”IEEE Trans. on Comput., Vol. 42, pp. 1361–1371, November 1993.Google Scholar

Copyright information

© Kluwer Academic Publishers 1995

Authors and Affiliations

  • Yoshinobu Higami
    • 1
  • Seiji Kajihara
    • 1
  • Kozo Kinoshita
    • 1
  1. 1.Department of Applied Physics, Faculty of EngineeringOsaka UniversitySuita, 565 OsakaJapan

Personalised recommendations