Abstract
The future Large Hadron Collider (LHC) to be built at CERN1 by the turn of the millenium, provides an ample source of challenging real-time computational problems. We report here some results from a collaboration between CERN EAST2 (RD-11) group and DEC-PRL PAM3 team. We present implementations of the four foremost LHC algorithms on DECPeRLe-1 [1]. Our machine is the only one which presently meets the requirements from CERN (100 kHz event rate), except for another dedicated FPGA-based machine built for just one of the algorithms [2]. All other implementations based on single and multiprocessor general purpose computing systems fall short either of computing power, or of I/O resources or both.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
J. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. Touati, and P. Boucard, “Programmable Active Memories: Reconfigurable Systems Come of Age,”IEEE Transactions on VLSI (In Press).
F. Klefenz, K.H. Noffz, R. Zoz, and R. Maenner, “ENABLE—A Systolic 2nd Level Trigger Processor for Track Finding and e/pi Discrimination for ATLAS/LHC,”Proc. IEEE Nucl. Sci. Symp., San Francisco, CA, USA, 62–64, 1993.
C.P. Bee, G. Mornacchi, and G. Polesello, “The ATLAS Test Beam Data Acquisition. A proposal for a Flexible and Adaptable System,”CERN/PPE Division Note, March 1994.
P. Bertin, D. Roncin, and J. Vuillemin, “Introduction to Programmable Active Memories,” J. McCanny, J. McWhirter, and E. Swartzlander Jr. (eds.),Systolic Array Processor, Prentice-Hall, pp. 301–309, 1989.
T. Kean and I. Buchanan, “The use of FPGAs in a novel computing subsystem,”1st International ACM Workshop on Field-Programmable Gate Arrays, Berkeley, CA, USA, pp. 60–66, 1992.
B. Heeb and C. Pfister, “Chameleon, a workstation of a different color,” H. Gruenbacher and R.W. Hartenstein (eds.),Field Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping, Lecture Notes in Computer Science Nr. 705, Springer-Verlag, 1993.
J. Arnold, D. Buell, and E. Davis, “Splash II,”4th ACM Symposium on Parallel Algorithms and Architectures, San Diego, CA, USA, pp. 316–322, 1992.
F. Klefenz, K.H. Noffz, R. Zoz, and R. Maenner, “ENABLE—A systolic 2nd-level trigger processor for track finding and e/pi discrimination for ATLAS/LHC,”Proc. IEEE Nucl. Sci. Symp., San Francisco, CA, USA, pp. 62–64, 1993.
H. Hogl, A. Kugel, J. Ludvig, R. Manner, K. Noffz, and R. Zoz, “Enable++: A Second Generation FPGA Processor,”Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa (CA), April 1995.
Quicktum Systems, Inc., “RPM Emulation System Data Sheet,” Quickturn Systems, Inc., 325 East Middlefield Road, Mountain View, CA 94043, USA, 1991.
Compugen, “The Bioccelerator,” product brief, Compugen Ltd., 10 Hayetsira St., Rosh-Ha'ayin, 40800 Israël, 1993.
P. Bertin, “Mémoires actives programmables: Conception, réalisation et programmation,”Thèse de Doctorat, Université Paris 7, 75005 Paris, France, 1993.
Xilinx, Inc., “The Programmable Gate Array Data Book,” Xilinx, 2100 Logic Drive, San Jose, CA 95124, USA, 1993.
Digital Equipment Corp., “TURBOchannel Hardware Specification,”DEC Document EK-369AA-OD-007B, 1991.
H. Touati, “Perle1DC: A C++ Library for the Simulation and Generation of DECPeRLe-1 Designs,”DEC-PRL Technical Note #4 February 1994.
J.E. Vuillemin, “On computing power,” J. Gutknecht (ed.),Programming Languages and System Architectures, LNCS 782, Springer-Verlag, pp. 69–86, 1994.
J.E. Vuillemin, “Fast Linear Hough Transform,”Proceedings of the 1994 International Conference on Application-Specific Array Processors.
J.E. Vuillemin “Specifications for the Transition Radiation Tracker on DECPeRLe-1,”CERN/EASTNote 94-12, April 1994.
L. Lundheim, L. Moll. P. Boucard, and J. Vuillemin, “TRT on DECPeRLe-1: Algorithm, Implementation, Test and Future,”CERN/EAST Note 94-20, August 1994.
W. Krischer and L. Moll, “Implementation of a pattern recognition algorithm for the Silicon Tracker on DECPeRLe-1,”CERN/EAST Note 94-21, September 1994.
R.K. Bock et al., “What can artificial neural networks do for the global second level trigger,”CERN EAST Note 94-08, 1994.
L. Lundheim et al., “A Neural Network for Global Second Level Trigger—A Real-Time Implementation on DecPeRLe-1,”CERN/EAST Note 95-01, 1995.
L. Lundheim et al., “A programmable active memory implementation of a neural network for second level triggering in ATLAS,”Proc. AIHEN95, Pisa, 1995.
T. Anguelov, “HIPPI to TURBOchannel Interface,”CERN/EAST Note 93-07, March 1993.
R. Hauser and I.C. Legrand, “Second Level Trigger Feature Extraction Algorithms,”CERN/EAST Note 93-13, May 1993.
R.K. Bock et al., “A commercial image processing system considered for triggering in future LHC experiments,”Nuclear Instruments and Methods in Physics Research, Vol. A356, pp. 304–308, 1995.
D. Belosloudtsev et al., “Programmable active memories in realtime tasks: Implementing data-driven triggers for LHC experiments,”Nuclear Instruments and Methods in Physics Research, Vol. A356, pp. 457–467, 1995.
J. Badier et al., “Evaluating Parallel Architectures for two Real-Time Applications with 100 kHz Repetition Rate”,IEEE Transactions on Nuclear Science, Vol. 40, pp. 45–55, 1993.
Author information
Authors and Affiliations
Additional information
This work was done while Laurent Moll, Jean Vuillemin and Philippe Boucard were employees of Digital Equipment Corporation, Paris Research Laboratory, Rueil-Malmaison, France.
Rights and permissions
About this article
Cite this article
Moll, L., Vuillemin, J., Boucard, P. et al. Real-time high-energy physics applications on DECPeRLe-1 programmable active memory. J VLSI Sign Process Syst Sign Image Video Technol 12, 21–33 (1996). https://doi.org/10.1007/BF00936944
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/BF00936944