ASP modules: cost-effective building-blocks for real-time DSP systems
- 47 Downloads
ASP (Associative String Processor) architecture and support software provide the base technology for the development of versatile, replaceable, and highly compact building-blocks for the simple construction of modular real-time DSP systems, offering step-function improvements in cost-performance, application flexibility, reliability, and ease of maintenance. Based on a fully programmable and fault-tolerant homogeneous computational architecture, emerging from research at Brunel University and being developed by Aspex Microsystems, ASP modules offer cost-effective support of a particularly wide range of DSP applications, by mapping application data structures to a common string representation supporting content-addressing, parallel processing and a reconfigurable inter-processor communication network. Moreover, by exploiting state-of-the-art microelectronics and packaging technologies, the ASP modules achieve processor packing-densities which are more ussually associated with memory components. Indeed, the ASP has been designed to benefit from the inevitable VLSI-to-ULSI-to-WSI technological trend, with a fully integrated simply scalable, and defect/fault-tolerant processor interconnection strategy. The architecture, software, and implementation of ASP modules are discussed, and the paper indicates that the potential of a peak performance of 1 TOPS (i.e., 1E12 operations (e.g., 12-bit adds) per second) with an input-output bandwidth of 3,200 Mbytes/second could be achieved with only 10 ASP modules, within less than a cubic-foot, dissipating 1 KW, and for less than $1M.
KeywordsDigital Signal Processing Systolic Array Digital Signal Processing System Digital Signal Processing Application Data Communication Network
Unable to display preview. Download preview PDF.
- 1.R. Morgan and M. Soraya, “Future military avionics applications of wafer-scale technology,”Proc. IEEE Int. Conf. on Wafer Scale Integration (eds. Swartzlander and Brewer), IEEE Computer Society Press, 1989, pp. 1–12.Google Scholar
- 2.R.M. Lea, “The ASP: a cost-effective parallel microcomputer,”IEEE Micro, October 1988, pp. 10–29.Google Scholar
- 3.R.M. Lea, “The ASP, a fault-tolerant VLSI/ULSI/WSI Associative String Processor for cost-effective systolic processing,”Proc. IEEE Int. Conf. on Systolic Arrays (eds. Bromley, Kung and Swartzlander), IEEE Computer Society Press, 1988, pp. 515–524.Google Scholar
- 4.I.P. Jalowiecki and R.M. Lea, “A 256-element Associative Parallel Processor,”ISSCC, pp. 196–197, 1987.Google Scholar
- 5.S.R. Jones, I.P. Jalowiecki, S.J. Hedge, and R.M. Lea, “A 9Kbit Associative Memory for parallel processing applications,”IEEE JSSC, vol. 23, no. 2, 1988, pp. 543–548.Google Scholar
- 6.R.M. Lea, “A WSI image processor,”Wafer Scale Integration (ed. Swartzlander), Kluwer Academic Publishers, Chapter 5, 1988.Google Scholar
- 7.I.P. Jalowiecki, K.D. Warren, and R.M. Lea, “WASP: A WSI Associative String Processor,”Proc. IEEE Int. Conf. on Wafer Scale Integration (eds. Swartzlander and Brewer), IEEE Computer Society Press, 1989, pp. 83–93.Google Scholar
- 8.K.D. Warren, J.H. Reche, W.J. Jacobi, and R.M. Lea, “A 3D HDI ASP: a cost-effective alternative to WSI signal processors,”Proc. IEEE Int. Conf. on Wafer Scale Integration eds. Swartzlander and Brewer), IEEE Computer Society Press, 1989, pp. 267–276.Google Scholar
- 9.A. Krikelis and R.M. Lea, “Performance of the ASP on the DARPA architecture benchmark,”Proc. Frontiers 88, 2nd. Symp. on the Frontiers of Massively Parallel Computation, Fairfax Viriginia, October 1988.Google Scholar
- 10.A. Krikelis, I. Kossioris, and R.M. Lea, “Performance of the ASP on the DARPA architecture benchmark II,” Proc. DARPA Image Understanding Benchmark Wkshp., Avon Connecticut, October 1988.Google Scholar
- 11.D. Hillis,The Connection Machine, MIT Press, 1986.Google Scholar