FFT computation with linear processor arrays using a data-driven control scheme
- 51 Downloads
For a large numberN of data points, linear FFT arrays consisting of Θ(log2N) processors provide significant economy in hardware. In this paper we discuss the radix-2 decimation-in-frequency Cooley-Tukey algorithm implemented on linear arrays, thereby allowing a continuous real-time application using a word-serial input data stream to the linear arrays. In order to avoid memory access and data path switching under central control, we present a novel data-driven scheme permitting the proposed linear arrays to correctly operate on arbitrarily arriving signal sequences. This distributed control scheme incorporates a control signal propagated with the data signals, in the form of a tag attached to data items. The tag provides control information to initiate the access to the memory containing the coefficients and to select and appropriate data path so that regular data flow can be achieved within the linear array. The cascade structures are well suited for the computation and can operate in pipeline fashion at extremely high data rates. The proposed data-driven control scheme can be used with both synchronous and asynchronous (wavefront) processor arrays.
KeywordsData Item Linear Array Shift Register Systolic Array Fast Fourier Transform Computation
Unable to display preview. Download preview PDF.
- 2.H.T. Kung and C.E. Leiserson, “Algorithms for VLSI processor arrays,” inIntroduction to VLSI Systems, C. Mead and L. Conway (eds.), Reading, MA: Addison-Wesley, pp. 271–292, 1980.Google Scholar
- 9.M. Aloqeely and C.Y. Chen, “Sequencer-based data path synthesis of regular iterative algorithms,”Proc. 31st ACM/IEEE Design Automation Conf., pp. 155–160, 1994.Google Scholar
- 10.D.-M. Kwai and B. Parhami, “A data-driven control scheme for linear processor arrays,” Submitted for publication.Google Scholar
- 12.S. Sarkar and A.K. Majumdar, “Fast fourier transform using linear tagged systolic array,”IEEE Region 10 Conf. Computer and Communication Systems, pp. 289–293, 1990.Google Scholar
- 16.S.Y. Kung,VLSI Array Processors, Englewood Cliffs, NJ: Prentice-Hall, 1988.Google Scholar