A 32-bit logarithmic number system processor
- 53 Downloads
To design a 32-bit logarithmic number system (LNS) processor, this paper presents two novel techniques: Digit-Partition (DP) to design log2(1.x) function and Iterative Difference by Linear Approximation (IDLA) to design 20.x function. The basic concept behind DP is that variablex can be divided into two parts in bit representation to be implemented. Thus, ROM or PLA table can be reduced to a reasonable size and this will make a high precision design allowable. The basic idea of IDLA is that the function 20.x can be obtained approximately through iterative linear approximations. By this method, only adder, shifter and a small PLA are required, unlike the previous designs which require ROM and multiplier. The experiment results reveal that the proposed design is more attractive than the previous researches in the LNS processor.
KeywordsPaper Award Permissible Error Linear Equivalent Method Logarithmic Number Logarithmic Number System
Unable to display preview. Download preview PDF.
- 4.F.S. Lai, “The architecture and analysis of a hybrid number system processor”,IEEE Sym. on Circuit and System, pp. 803–806, 1992.Google Scholar
- 5.D.M. Lewis and L.K. Yu, “Algorithm design for a 30-bit integrated logarithmic processor”,IEEE Proc. 9th Symp. Comput. Arithmetic, pp. 192–199, 1989.Google Scholar
- 8.S.C. Huang, L.G. Chen, and T.H. Chen, “The chip design of a 32-b logarithmic number system”,IEEE Sym. on Circuit and System, Vol. 4, pp. 167–170, 1994.Google Scholar
- 9.W.E. Ferguson, Jr. and T. Brightman, “Accurate and monotone approximations of some transcendental functions”,IEEE Proc. 10th Symp. Comput. Arithmetic, pp. 237–244, 1991.Google Scholar