Abstract
A CMOS four-quadrant multiplier and a squarer using the positive feedback loops consisting of the current mirrors are presented. Simulation results are given to verify the theoretical analysis. The input range of this multiplier is over ±2.5V with the linearity error less than 1% and its-3dB bandwidth is about 20MHz. The total harmonic distortion is less than 1% with the input range up to ±2V. The squarer has a ±1.6V input range. Second order effects such as mobility reduction and transistor mismatch have been discussed. Experimental results by using discrete components are also given. The proposed circuits are expected to be useful in analog signal-processing applications.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
D. C.Soo and R. G.Meyer, “A four-quadrant MOS analog multiplier.” IEEE J. Solid-State Circuits SC-17, pp. 1174–1178, Dec. 1982.
J. N.Babanezhad and G. C.Temes, “A 20-V four quadrant CMOS analog multiplier.” IEEE J. Solid-State Circuits SC-20, pp. 1158–1168, Dec. 1985.
K.Bult and H.Wallinga, “A CMOS four-quadrant analog multiplier.” IEEE J. Solid-State Circuits SC-21, pp. 430–435, June 1986.
E.Seevinck and R. F.Wassenaar, “A versatile CMOS linear transconductor/ square-law function circuit.” IEEE J. Solid-State Circuits SC-22, pp. 366–377, June 1987.
J.Pena-Finol and J. A.Connelly, “A MOS four-quadrant analog multiplier using the quarter-square technique. IEEE J. Solid-State Circuits SC-22, pp. 1064–1073, Dec. 1987.
H. J.Song and C. K.Kim, “An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers.” IEEE J. Solid-State Circuits SC-25, pp. 841–847, June 1990.
Y. H.Kim and S. B.Park, “Four-quadrant CMOS analogue multiplier.” Electronics Letters 28, pp. 649–650, March 1992.
S.Sakurai and M.Ismail, “A CMOS square-law programmable floating resistor independent of the threshold voltage.” IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing 39, pp. 565–574, Aug. 1992.
S.Sakurai and M.Ismail, “High frequency wide range CMOS analogue multiplier.” Electronics Letters 28, pp. 2228–2229, Nov. 1992.
S. I.Liu and Y. S.Hwang, “CMOS four-quadrant multiplier using bias-offset crosscoupled pairs.” Electronics Letters 29(20), pp. 1737–1738, Sept. 1993.
K.Kimura, “A unified analysis of four-quandrant multipliers consisting of emitter and source-coupled transistors operable on low supply voltage.” IEICE Trans. Electron. E76-C(5), pp. 714–737, May 1993.
S. Noceti Fiho and M. C. Schneider, “New CMOS OTA for fully integrated continuous-time circuit applications.” Electronics Letters, pp. 1674–1675, 1989.
K.Kimura, “A dynamic bias current technique for a bipolar exponential-law element and a square-law element usable with low supply voltage.” IEICE Trans. Fundamentals E77-A(11), pp. 1922–1928, Nov. 1994.
R. L. Geiger, P. E. Allen, and N. R. Strader, VLSI Design Techniques for Analog and Digital Circuits. McGraw-Hill, 1990.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Liu, SI., Chang, CC. & Hwang, YS. New CMOS four-quadrant multiplier and squarer circuits. Analog Integr Circ Sig Process 9, 257–263 (1996). https://doi.org/10.1007/BF00194909
Issue Date:
DOI: https://doi.org/10.1007/BF00194909