VLSI implementation of residue number system based efficient digital signal processor architecture for wireless sensor nodes
- 21 Downloads
Residue number system (RNS) in computer arithmetic is an efficient parallel computation number system that employs forward conversion, residue arithmetic based arithmetic manipulation and reverses conversion, which all together increases the speed of computation in various digital signal processing applications. Nevertheless power requirement for the wireless sensor node is more important, hence this work focuses on the design and implementation of power efficient RNS based digital signal processor architecture using folded tree based parallel prefix adder by employing Chinese Remainder Theorem—I.
KeywordsResidue number system Forward converter Reverse converter Parallel prefix adder
- 11.Habibi N, Salehnamadi MR (2016) An improved RNS reverse converter in three-moduli set. J Comput Robot 9(2):27–32Google Scholar
- 14.Hemapriya K, Karthikeyan R, Dr S, Kumar Raj (2014) A high performance energy-efficient architecture for portable wireless devices based on folded tree and multi-bit flip-flop merging technique. Int J Eng Res Technol (IJERT) 3(2):998–1003Google Scholar
- 18.Prakash G, Jagadeeswaran A, Prakash M (2017) An effective FPGA design of a high speed reverse converter for the unrestricted moduli set. Asian J Appl Sci Technol (AJAST) 1(1):255–264Google Scholar