Abstract
Singular value decomposition (SVD) is a useful decomposition technique which has important role in various engineering fields such as image compression, watermarking, signal processing, and numerous others. SVD does not involve convolution operation, which make it more suitable for hardware implementation, unlike the most popular transforms. This paper reviews the various methods of hardware implementation for SVD computation. This paper also studies the time complexity and hardware complexity in various methods of SVD computation.
Similar content being viewed by others
References
G.W. Stewart, On the early history of singular value decomposition. SIAM Rev. 35(4), 551–566 (1993)
V.C. Klema, A.J. Laub, The singular value decomposition: its computation and some application. IEEE Trans. Autom. Control AC-25(2), 164–176 (1980)
N.D. Hemkumar, J.R. Cavallaro, A systolic VLSI architecture for complex SVD, in Proceedings of IEEE International Symposium in Circuits and Systems, 3(10–13), ISCAS’92 (1992), pp. 1061–1064
A.A. Ahmedsaid, A.A. Bouridane, Improved SVD systolic array and implementation on FPGA, in IEEE FPT Conference (2003), pp. 35–42
M.R. Hestenes, Inversion of matrices by biorthogonalization and related results. J. Soc. Ind. Appl. Math. 6, 51–90 (1958)
M. Rahmati, M.S. Sadri, M.A. Naeini, FPGA based singular value decomposition for image processing applications, in ASPA 2008 (2008), pp. 185–190
R.P. Brent, F.T. Luk, C. Van Loan, Computation of the singular value decomposition using mesh-connected processors. J. VLSI Comput. Syst. 1(3), 242–270 (1985)
G.E. Forsythe, P. Henrici, The cyclic Jacobi method for computing the principal values of complex matrix. Trans. Am. Math. Soc. 94(1), 1–23 (1960)
R.P. Brent, F.T. Luk, The solution of singular value and symmetric eigenvalue problems on multiprocessor array. SIAM J. Sci. Stat. Comput. 6, 69–84 (1985)
J. Volder, The CORDIC trigonometric computing technique. IRE Trans. Electron. Comput. EC-8(3), 330–334 (1959)
J.R. Cavallaro, F.T. Luk, Architectures for a CORDIC SVD processor, in Proceedings SPIE Real-Time Signal Processing, 698(IX), August 1986, pp. 45–53
L.M. Ledesma-Carrillo, E. Cabal-Yepez, R.de J. Romero-Troncoso, A. Garcia-Perez, R.A. Osornio-Rios, T.D. Carozzi, Reconfigurable FPGA-based unit for singular value decomposition of large m × n matrices, in International Conference on Reconfigurable Computing and FPGAs (2011), pp. 345–350
E.G. Kogbetliantz, Solution of linear equations by diagonalization of coefficients matrix. Q. Appl. Math. 14(2), 123–132 (1955)
A.J. Van der Veen, E.F. Deprettere, A parallel VLSI direction finding algorithm, in Proceedings SPIE Advanced Algorithms and Architectures for Signal Processing, 975(III) (August 1988), pp. 289–299
J.R. Cavallaro, A.C. Elster, A CORDIC Processor Array for the SVD of a Complex Matrix, in SVD and Signal Processing II, Algorithms, Analysis and Applications, ed. by R.J. Vaccaro (Elsevier, New York, 1991), pp. 227–239
Y. Wang, K. Cunningham, P. Nagvajara, J. Johnson, Design and prototype of singular value decomposition hardware in ieee 802.11n mimo standards for software defined radio
G.H. Golub, C.F. Van Loan, Matrix Computations, 3rd edn. (Johns Hopkins University Press, Baltimore, 1996)
V. Strumpen, H. Hoffmann, A. Agarwal, A Stream Algorithm for SVD, Technical Report (Massachusetts Institute of Technology, Cambridge, 2003)
H. Busche, A. Vanaev, H. Rohling, SVD based MIMO precoding and equalization schemes for realistic channel knowledge: design criteria and performance evaluation. Wirel. Pers. Commun. 48(3), 347–359 (2009)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Majumder, S., Shaw, A.K. & Sarkar, S.K. Hardware Implementation of Singular Value Decomposition. J. Inst. Eng. India Ser. B 97, 227–231 (2016). https://doi.org/10.1007/s40031-014-0158-0
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s40031-014-0158-0