Nano-Crossbar Memories Comprising Parallel/Serial Complementary Memristive Switches
- 198 Downloads
This work explores anti-serial (anti-parallel) memristive switches—ASMs (APMs)—as potential cross-point elements in nano-crossbar resistive random access memory arrays. The memory operation principles for both device combinations are shown in detail. The effectiveness of these memristive structures to the solution of the parasitic conducting (current sneak paths) problem is presented via an analytical approach which is based on the basic setup of resistive crossbar memories. Simulation results of crossbars of up to 4,096 elements, arranged in quadratic configurations, are conducted. The provided results supplement this comprehensive analysis of APMs and ASMs, outlining their overall performance characteristics and commenting on their applicability to the practical realization of large crossbar memory systems. Finally, a special array topology is applied to an ASM-based crossbar memory. Its performance is compared to the performance of the pure ASM-based memory. The conducted simulations reveal significantly improved read-out voltage margins which further contribute to addressing the parasitic current paths which prevent the reliable operation of memristive crossbar circuit topologies.
KeywordsMemristor Nano-electronics Crossbar Current sneak paths Resistive random access memory
This work was supported in part by a scholarship from the Bodossaki Foundation in Greece.
- 14.Eshraghian, K., Cho, K.-R., Kavehei, O., Kang, S.-K., Abbott, D., Kang, S.-M. S. (2011). Memristor MOS content addressable memory (MCAM): hybrid architecture for future high performance search engines. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8, 1407–1416.CrossRefGoogle Scholar
- 16.Hussaina, W., & Jahinuzzaman, S. M. (2012). A read-decoupled gated-ground SRAM architecture for low-power embedded memories. Integration, the VLSI Journal (Special Issue of GLSVLSI 2011: Current Trends on VLSI and Ultra Low-Power Design), 3, 229–236.Google Scholar
- 17.International Technology Roadmap for Semiconductors (2013) [Online]: http://www.itrs.net/ Accessed 24 December 2013.
- 20.Lee, M.-J., Park, Y., Kang, B.-S., Ahn, S.-E., Lee, C. B., Kim, K., et al. (2007). 2-stack 1D–1R cross-point structure with oxide diodes as switch elements for high density resistance RAM applications (pp. 771–774). Washington, DC: IEEE Int Elec Dev Meeting (IEDM 2007).Google Scholar
- 28.Vourkas, I., Stathis, D., Sirakoulis, G. C. (2013). Improved read voltage margins with alternative topologies for memristor-based crossbar memories (pp. 364–367). Istanbul: Proc 21st IFIP/IEEE Int Conf Very Large Scale Integr (VLSI-SoC 2013).Google Scholar
- 30.Vourkas, I., & Sirakoulis, G. C. (2013). On the analog computational characteristics of memristive networks in 2013 (pp. 309–312). Abu Dhabi: IEEE Int Conf Electronics, Circuits, and Systems (ICECS 2013).Google Scholar
- 33.Flocke, A., & Noll, T. G. (2007). Fundamental analysis of resistive nano-crossbars for the use in hybrid nano/CMOS-memory (pp. 328–331). Munich: 33rd European Conf Solid State Circuits (ESSCIRC 2007).Google Scholar