pp 1–9 | Cite as

Electrostatic Investigation of Intended Source Drain Ultra Thin Body FD-SOI MOSFET

  • Vimal Kumar MishraEmail author
  • Nitu Rao
Original Paper


In this paper, the proposed modified source and modified drain fully depleted silicon-on-insulator metal oxide semiconductor field effect transistor (FD-SOI MOSFET) presents better electrical performance as compared to the developed channel FD-SOI MOSFET with electric field modulation (DC-EFM FD-SOI MOSFET) Anvarifard MK, Orouji AA (IEEE Trans Electron Devices 65:1653–1657, 2018). Furthermore, the optimized modified source (MS), modified drain (MD) and modified source and drain (MS-MD) ultra-thin body (UTB) FD-SOI structure is also studied. The analysis and simulation has completed in regard to electrical parameter like threshold voltage, subthreshold slope, leakage current, on current to off current ratio (Ion/Ioff), substrate potential, and electric field distribution. By application of a low doping source profile underneath the high doping source profile in modified drain (MD) FD-SOI MOSFET shows improved sub-threshold slope, least leakage current, higher electric field inside drain area and approximately equal electric field peak at drain channel interfaces. Analyses also presents optimized modified source-drain (MS-MD) UTB FD-SOI MOSFET have least source to drain and approximately equal gate to drain capacitance of modified drain (MD) FD-SOI MOSFET. Moreover, simulation of modified-source (MS) FD-SOI shows best result with respect to higher surface potential and higher electron mobility. This comparison depicts that modified source-drain (MS-MD) UTB FD-SOI MOSFET is found to be compatible with analog as well as digital application.


Electric-field Surface potential Ion to Ioff current ratio Sub- threshold slope Trans-conductance Parasitic capacitances 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.



  1. 1.
    Xu N et al (2012) Carrier-mobility enhancement via strain engineering in future thin-body MOSFETs. IEEE Electron Device Lett 33(3):318–320. CrossRefGoogle Scholar
  2. 2.
    Anvarifard MK, Orouji AA (2017) Stopping electric field extension in a modified nanostructure based on SOI technology- A comprehensive numerical study. Superlattice Microst 111:206–220. CrossRefGoogle Scholar
  3. 3.
    Malinowski A, Chen J, Mishra SK, Samavedam S, Sohn DK (2019) What is Killing Moore's Law? Challenges in Advanced FinFET Technology Integration, IEEE MIXDES-26th International Conference “Mixed Design of Integrated Circuits and Systems”. 46–51.
  4. 4.
    Cristoloveanu S (2011) Trends in SOI technology: Hot and Green. J Korean Phys Soc 58(5):1461–1467. CrossRefGoogle Scholar
  5. 5.
    Ohno T, Kado Y, Harada M, Tsuchiya T (1995) Experimental 0.25-um-gate fully depleted CMOS/SIMOX process using a new two step LOCOS isolation technique. IEEE Trans Electron Devices 42(8):1481–1486. CrossRefGoogle Scholar
  6. 6.
    Colinge JP (2004) Silicon-on-insulator technology: materials to VLSI. Kluwer Academic Publishers.
  7. 7.
    Mishra VK, Chauhan RK (2017) Performance analysis of modified source and TDBC based fully-depleted SOI MOSFET for low power digital applications. J Nanoelectron Optoelectron 12(1):59–66. CrossRefGoogle Scholar
  8. 8.
    Mehrad M, Zareiee M (2016) Improved Device Performance in Nano Scale Transistor: An Extended Drain SOI MOSFET. ECS J Solid State Sci Technol 5(7):74–77. CrossRefGoogle Scholar
  9. 9.
    Anvarifard MK, Orouji AA (2018) Proper electrostatic modulation of electric field in a reliable Nano-SOI with a developed channel. IEEE Trans Electron Devices 65:1653–1657. CrossRefGoogle Scholar
  10. 10.
    Mishra VK, Chauhan RK (2018) Area efficient layout design of CMOS circuits for high density ICs. Int J Electron 105(1):73–87. CrossRefGoogle Scholar
  11. 11.
    Sentaurus Device User Guide (2010) Mountain View, CA: Synopsys, Inc.
  12. 12.
    Zareiee M (2017) A novel high performance Nano-scale MOSFET by inserting Si3N4 layer in the channel. Superlattice Microst 88:254–261. CrossRefGoogle Scholar
  13. 13.
    M. Rahimian and M. Fathipour, “Improvement of electrical performance in junctionless nanowire TFET using hetro-gate-dielectric,” Mater Sci Semicond Process, vol. 63. pp 142–152, 2017. CrossRefGoogle Scholar
  14. 14.
    Seremi M, Saremi M, Niazi H, Saremi M, Goharrizi AY (2017) SOI LDMOSFET with up and down extended stepped drift region. J Electron Mater 46(10):5570–5576. CrossRefGoogle Scholar
  15. 15.
    Anvarifard MK (2019) A nanoscale-modified junctionless with considerable progress on the electrical and thermal issue. Int J Numeric Model: Electron Netw Devices Fields 32(3):25–37. CrossRefGoogle Scholar
  16. 16.
    Srivastava NA, Mishra VK, Chauhan RK (2016) Analytical modelling of surface potential of modified source FD-SOI MOSFET”. IEEE International conference on emerging trends in communication technologies (ETCT ). 1–4.

Copyright information

© Springer Nature B.V. 2020

Authors and Affiliations

  1. 1.Department of Electronics and Communication EngineeringJaypee Institute of Information TechnologyNoidaIndia

Personalised recommendations