pp 1–9 | Cite as

A New Structure for Lateral Double Diffused MOSFET to Control the Breakdown Voltage and the On-Resistance

  • Meysam ZareieeEmail author
Original Paper


Lateral Double Diffused Metal Oxide Field Effect Transistor (LDMOS) are widely used in power applications for the high breakdown voltage. However, the device may have high on-resistance. So, the challenge for achieving high breakdown voltage and small on-resistance is important. In this paper, a new structure is proposed to enhance the conventional LDMOS performance. In this case, a U-shape P silicon layer is considered in bottom of the drift region and under the gate. The P layer has higher doping density than the drift region which is different from the channel and source/drain. This difference creates some new peaks in the electric field profile decreasing the main peaks. Therefore, the breakdown voltage significantly increases. The on-resistance is reduced when the doping density increases. The higher doping density of P layer than drift region reduces the on-resistance. The paper is simulated using two dimensional ATLAS simulator and is compared to the conventional one. The simulation results show that the proposed structure performance is acceptable in case of electric voltage, breakdown voltage, on-resistance and switching characteristics.


Semiconductor devices Silicon on insulator Lateral double diffused MOSFET Breakdown voltage On-resistance 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.



  1. 1.
    Yokoyama N, Mimura T, Fukuta M (1980) Planar GaAs MOSFET integrated logic. IEEE Trans. Electron Devices 27:1124–1128Google Scholar
  2. 2.
    Crawford RH (1967) Capacitive feed through calculations in MOSFET IC's. Proc IEEE 55:1221–1222CrossRefGoogle Scholar
  3. 3.
    Elmasry MI (1981) Digital MOS integrated circuits. IEEE Press, New YorkGoogle Scholar
  4. 4.
    Orouji AA, Anvarifard MK (2013) SOI MOSFET with an insulator region (IR-SOI): a novel device for reliable nanoscale CMOS circuits. Mater Sci Eng B 178:431–437CrossRefGoogle Scholar
  5. 5.
    Anvarifard MK (2016) Increase in the scattering of electric field lines in a new high voltage SOI MESFET. Superlattice Microst 97:15–27CrossRefGoogle Scholar
  6. 6.
    Elmasry MI (1982) Capacitance calculations in MOSFET VLSI. IEEE Electron Device Lett 3:6–7Google Scholar
  7. 7.
    Taur Y, Ning TH (2013) Fundamentals of modern VLSI devices. Cambridge university pressGoogle Scholar
  8. 8.
    Cristoloveanu S (2001) Silicon on insulator technologies and devices: from present to future. Solid State Electron 45:1403–1411CrossRefGoogle Scholar
  9. 9.
    Colinge J.P. (2004) Silicon-on-insulator technology: materials to VLSI, 3rd edition. Kluwer Academic Publishers, BostonGoogle Scholar
  10. 10.
    Arnold E (1994) Silicon-on-insulator devices for high voltage and power IC applications. J Electrochem Soc 141:1983–1988CrossRefGoogle Scholar
  11. 11.
    Choi H, Shung KK (2014) Novel power MOSFET based expander for high frequency ultrasound systems. Ultrasonics 54:121–113CrossRefGoogle Scholar
  12. 12.
    W-So S, Y-Ho S, S-Young C (2003) SOI RESURF LDMOS transistor using trench filled with oxide. Electron Lett 39:1–2CrossRefGoogle Scholar
  13. 13.
    Lu H, Andre C, Salama T. (2003) A 2 GHz, 60 V-class, SOI power LDMOSFET for base station applications, In Proc. IEEE 15th Int. Symp. ISPSD, pp. 270–273Google Scholar
  14. 14.
    Bawedin M, Renaux C, Flandre D (2004) LDMOS in SOI technology with very-thin silicon film. Solid State Electron 48:2263–2270CrossRefGoogle Scholar
  15. 15.
    Luo X, Zhang B, Li Z, Guo Y, Tang X, Liu Y (2007) A novel 700-V SOI LDMOS with double-sided trench. IEEE Electron Device Letter 28:422–424CrossRefGoogle Scholar
  16. 16.
    Saremi M, Ebrahimi B, Afzali-kusha A, Mohammadi S (2011) A partial-SOI LDMOSFET with triangle buried-oxide for breakdown voltage improvement. Microelectron Reliab 51:2069–2076CrossRefGoogle Scholar
  17. 17.
    Cheng X, Song Z, Dong Y, Yu Y, Shen D (2005) Patterned silicon-on-insulator technology for RF power LDMOSFET. Microelectron Eng 81:150–155CrossRefGoogle Scholar
  18. 18.
    Saremi M, Saremi M, Niazi H, Saremi M, Goharrizi AY (2017) SOI LDMOSET with up and down extended stepped drift region. J Electron Mater 46:5570–5576CrossRefGoogle Scholar
  19. 19.
    Zareiee M, Orouji AA, Mehrad M (2016) A novel high breakdown voltage LDMOS by protruded silicon dioxide at the drift region. J Comput Electron 15:611–618CrossRefGoogle Scholar
  20. 20.
    Atlas User’s Manual (2012) Santa Clara: Silvaco InternationalGoogle Scholar
  21. 21.
    Tao A, Yong G (2007) Breakdown voltage analysis of SOI LDMOS with step buried oxide, 8th International Conference on Electronic Measurement and Instruments, China
  22. 22.
    Cheng X, Song Z, Dong Y, Yu Y, Shen D (2005) Patterned silicon-on-insulator technology for RF power LDMOSFET. Microelectron Eng 81:150–155CrossRefGoogle Scholar
  23. 23.
    Orouji AA, Mehrad M (2012) Breakdown voltage improvement of LDMOSs by charge balancing: an inserted p-layer in trench oxide (IPT-LDMOS). Superlattice Microst 51:412–420CrossRefGoogle Scholar
  24. 24.
    Pak A, Orouji AA A novel laminated gate to improve the on-state resistance of LDMOS transistors. J Comput ElectronGoogle Scholar
  25. 25.
    Mehrad M (2015) Thin layer oxide in the drift region of laterally double-diffused metal oxide semiconductor on silicon-0n-insulator: a novel device structure enabling reliable high temperature. Mater Sci Semicond Process 30:599–604CrossRefGoogle Scholar

Copyright information

© Springer Nature B.V. 2019

Authors and Affiliations

  1. 1.School of EngineeringDamghan UniversityDamghanIran

Personalised recommendations