Advertisement

Silicon

pp 1–8 | Cite as

Performance Evaluation of Transition Metal Dichalcogenides Based Steep Subthreshold Slope Tunnel Field Effect Transistor

  • Prateek Kumar
  • Maneesha GuptaEmail author
  • Kunwar Singh
Original Paper
  • 30 Downloads

Abstract

In this paper, Transition Metal Dichalcogenides (TMDC) material based Tunnel Field Effect Transistor (TFET) has been studied by including coverage of a wide range of characteristics. Different analog/RF and linearity properties of TMDC materials Molybdenum disulfide (MoS2), Molybdenum Diselenide (MoSe2), Molybdenum Ditelluride (MoTe2), Tungsten disulfide (WS2) and Tungsten Diselenide (WSe2) have been analyzed. Developed device is compared with different previously proposed devices and much better characteristics are observed. Device structure used for simulation exhibit steep threshold slope. The lowest value of slope observed is 16.11 mV/dec for MoS2 and the highest value is obtained for MoSe2 as 21.6 mV/dec. Highest ION/IOFF ratio is obtained for MoS2(≈1013). TMDC materials exhibit properties which make them promising candidates to replace Silicon in the future.

Keywords

Analog parameters Two dimensional materials Distortion Linearity TFET 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Notes

References

  1. 1.
    Koswatta SO, Lundstrom MS, Nikonov MS (2009) D.E. performance comparison between tunneling transistors and conventional MOSFETS. IEEE Transaction on Electron Devices 56(3):456–465CrossRefGoogle Scholar
  2. 2.
    Colinge JP, Lee CW, Afzalian A, Akhayan ND, Yan R, Ferain I, Razavi P, O’Neill B, Blake A, White M, Kelleher AM, McCarthy B, Murphy R (2010) Nanowire transistors without junctions. Nat Nanotechnol 5(3):225–229CrossRefGoogle Scholar
  3. 3.
    Bhuwalka KK, Schulze J, Eisele I (2010) Scaling the vertical Tunnel FET with Tunnel bandgap modulation and gate workfunction engineering. IEEE Transactions on Electron Devices 52(5):909–917CrossRefGoogle Scholar
  4. 4.
    Choi WY, Park BG, Lee JD (2007) Tunneling field-effect transistors(TFETs) with subthreshold swing(ss) less than 60 mV/Dec. IEEE Electron Device Letters 28(8):743–745CrossRefGoogle Scholar
  5. 5.
    Jagadesh Kumar M (2013) Doping-less tunnel field effect transistor: design and investigation. IEEE Transaction on Electron Devices 60(10):3285–3290CrossRefGoogle Scholar
  6. 6.
    Mayrov AS, Gorbachev RV (2011) Micrometer scale ballistic transport in encapsulated graphene at room temperature. Nano Lett 11:2396–2399CrossRefGoogle Scholar
  7. 7.
    Rawat A, Jena N, Dimple, De Sarkar A (2018) A comprehensive study in carrier mobility and artificial photosynthetic properties in Group VI transition metal dichalogenide monolayer. Journal of Materials ChemistryGoogle Scholar
  8. 8.
    Jin Z, Li X (2014) Jeffrey T. Mullen and Ki Wook Kim, Intrinsic Transport Properties of Electrons and Holes in Monolayer Transition Metal Dichalcogenides. Physical Review B, Cornell University Press 90Google Scholar
  9. 9.
    Neupane MR (2015) Electronic and vibrational properties of 2D materials from monolayer to bulk. IEEE International Workshop on Computational Electronics Google Scholar
  10. 10.
    Cai Z, Liu B, Zou X, Cheng H-M (2018) Chemical vapour deposition growth and applications of two dimensional materials and their properties. Chemical Reviews 118:6091–6133CrossRefGoogle Scholar
  11. 11.
    Campbell PM, Smith JK, Ready J, Vogel EM (2017) Material Constraints and Scaling of 2-D Vertical Heterostructure Interlayer Tunnel Field-Effect Transistors. IEEE Transactions on Electron Devices 64:2714–2720CrossRefGoogle Scholar
  12. 12.
    Kumar N, Raman A (2019) Design and Investigation of Charge-Plasma Based Work Function Engineered DualMetal-Heterogeneous Gate Si-Si0.55Ge0.45 GAA-Cylindrical NWTFET for Ambipolar Analysis. IEEE Transaction on Electron Devices 66CrossRefGoogle Scholar
  13. 13.
    Zhao Y-H, Yang F, Wang J, Guo H, Ji W (2015) Continuously tunable electronic structure of transition metal dichalocgenides. Superlattices 5:8356Google Scholar
  14. 14.
    Luisier M, Klimeck G (2010) Simulation of nanowire tunneling transistors: from the WentzeleKramerseBrillouin approximation to full-band phonon assisted tunnelling. J Appl Phys 107(08)CrossRefGoogle Scholar
  15. 15.
    Hubbard KJ, Schlom DG (1996) Thermodynamic stability of binary oxides in contact with silicon. J Mater Res 11(11):2757–2776CrossRefGoogle Scholar
  16. 16.
    Sutar S, Asselberghs I, Lin DHC, Thean AV-Y, Radu I (2017) FETs on 2-D Materials: Deconvolution of the Channel and Contact Characteristics by Four-Terminal Resistance Measurements on WSe2 Transistors. IEEE Transactions on Electron Devices 64:2970–2976CrossRefGoogle Scholar
  17. 17.
    Cao W, Kang J, Sarkar D, Liu W, Banerjee K (2015) 2D semiconductor FETs- Projections and design for sub-10nm VLSI. IEEE Transaction on Electron Devices 62:3459–3469CrossRefGoogle Scholar
  18. 18.
    Peng Wu, Tarak Ameen, Huairuo Zhang, Leonid A. Bendersky, Hesameddin Llatikhameneh, Gerhard Klimeck, Rajib Rahman, Albert V. Davvydov and Joerg Appenzeller,” Complementry Black Phosphorous Tunneling Field-Effect transistors” ACS NANO, 2018. Supplementry file : https://pubs.acs.org/doi/suppl/10.1021/acsnano.8b06441
  19. 20.
    Cao J, Park J, Triozon F, Pala MG, Cresti A (2018) Simulation of 2D material-based tunnel field-effect transistors: planar vs. vertical architectures. ISTE Open Science 1Google Scholar
  20. 21.
    Liu F, Wang J, Guo H (2015) Atomistic Simulations of device physics in Monolayer Transition Metal Dichalcogenide Tunneling Transistors. IEEE Transactions on Electron Devices 63:311–317CrossRefGoogle Scholar
  21. 22.
    Khatami Y, Banerjee K (2009) Steep Subthreshold Slope n- and p-Type Tunnel-FET Devices for Low-Power and Energy-EfficientDigital Circuits. IEEE Transactions on Electron Devices 56(11)CrossRefGoogle Scholar
  22. 23.
    Rahman E, Shadman A, Ahmed I, Khan SUZ, Khosru QDM (2018) A physically based compact I-V model for monolayer TMDC channel MOSFET and DMFET biosensor. Nanotechnology, IOP publishingGoogle Scholar
  23. 24.
    You W-X, Tsai C-P, Su P (2018) Short-channel effects in 2D negative-capacitance field effect transistors. IEEE transactions on Electron Devices 65:1604–1610CrossRefGoogle Scholar
  24. 25.
    Sedighi B, Hu XS, Liu H, Nahas JJ, Niemier M (2015) Analog circuit design using tunnel-FETs. IEEE Transactions on Circuits and Systems I 62:39–48CrossRefGoogle Scholar
  25. 26.
    A. R. Trivedi, S. Carlo and S. Mukhopadhyay, “Exploring tunnel-FET for ultra low power analog applications: a case study on operational transconductance amplifier,” in Proceedings of the 50th Annual Design Automation Conference, p. 109, IEEE, 2013Google Scholar
  26. 27.
    Chaujar R, Kaur R, Saxena M, Gupta M, Gupta RS (2009) TCAD assessment of Gate Electrode Workfunction Engineered Recessed Channel (GEWE-RC) MOSFET and its multi-layered gate architecture, Part II: Analog and large signal performance evaluation. Superlattice Microst 46(4):645–655CrossRefGoogle Scholar
  27. 28.
    Gupta N, Chaujar R (2016) Optimization of high-k and gate metal workfunction for improved analog and intermodulation performance of Gate Stack (GS)-GEWE-SiNW MOSFET. Superlattice Microst 97:630–641CrossRefGoogle Scholar

Copyright information

© Springer Nature B.V. 2019

Authors and Affiliations

  1. 1.Electronics Research Laboratory, Department of Electronics and communicationFaculty of Technology, University of DelhiNew DelhiIndia
  2. 2.Electronics Research Laboratory, Department of Electronics and communicationNetaji Subhas University of Technology (formerly NSIT)New DelhiIndia

Personalised recommendations