Advertisement

Silicon

, Volume 11, Issue 2, pp 751–759 | Cite as

Analysis of Hybrid SETMOS T-Gate using Quaternary Multiple Valued (MV) Logic

  • Jyoti R. ChaudhariEmail author
  • D. K. Gautam
Original Paper
  • 16 Downloads

Abstract

In future nanometer technology, Single electron devices are promising device element to meet the demand for increasing in density, performance and power dissipation in ultra large scale integration. It appears that CMOS and SETs are rather complementary to each other; it is also true that combining SET and CMOS can provide a new functionality, which is un-mirrored in pure CMOS technology. SET with CMOS hybrid architecture is commonly referred to as SETMOS. It offer coulomb blockade oscillation and quasi periodic negative differential effect which gives an advantage to realize MV logic. Transmission (T)-gate act as universal gate which is implemented by using MV SETMOS. In this paper T-gate is proposed using literal gate of SETMOS device and its application such as single and two variables (multiple) function which act as basic blocks of sequential, logical circuits. Herein, the design functionality of quaternary multiple-valued logic is implemented by using voltage mode SETMOS. Analytical MIB model for SET is calibrated with BSIM 4.6.1 bulk MOSFET at 45 nm. The simulated waveform of circuits is carried out at room temperature in T-spice pro-environment. The proposed circuit with SETMOS device consumes merely 2050 nw of power along with 81 ps delay in comparison to its CMOS counterparts. Several intrinsic parameters (such as propagation delay, switching energy, area and voltage gain) play crucial role in determining the efficiency of the proposed quaternary MV logic T-gate is also investigated.

Keywords

Multiple-valued logic (MVL) Transmission (T) Gate Single electron transistor (SET) MIB Quaternary SETMOS Literal/universal literal gate 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Jahangir DM, Hasan N, Reza MS (2009) Design of some quaternary combinational logic blocks using a new logic system. TENCON. IEEE region 10 conference. Singapore, pp 1–6Google Scholar
  2. 2.
    Smith KC (1988) Multiple-valued logic: a tutorial and appreciation. IEEE Comput 21(4):1160–1179CrossRefGoogle Scholar
  3. 3.
    Lukasiewicz J (1970) Selected works. In: Borkowski L, Wojtasiewicz O (eds). North-Holland Publishing Co., AmsterdamGoogle Scholar
  4. 4.
    Zadeh LA (1996) Fuzzy sets, fuzzy logic, and fuzzy systems. In: Klit GJ, Yuan B (eds) Advances in fuzzy systems – applications and theory, vol 6. World Scientific Publishing Co., SingaporeGoogle Scholar
  5. 5.
    da Silva RCG, Boudinov H, Carro L (2006) A novel voltage-mode CMOS quaternary logic design. IEEE Trans Electron Dev 53(6):1480–1483CrossRefGoogle Scholar
  6. 6.
    SIA, International Technology Roadmap for Semiconductors (ITRS), http://public.itrs.net
  7. 7.
    Davis JA et al (2001) Interconnect limits on gigascale integration (GSI) in the 21st Century. Proc IEEE 89 (3):305–324CrossRefGoogle Scholar
  8. 8.
    Banerjee K et al (2001) 3-D ICs: a novel chip design for improving deep submicrometer interconnect performance and systems-on-chip integration. Proc IEEE 89(5):602–633CrossRefGoogle Scholar
  9. 9.
    Santanu M, Mihai IA (2006) Hybrid CMOS single-electron transistor device and circuit design. Artech House Inc.; ISBN: 1596930691Google Scholar
  10. 10.
    Mahapatra V, Vaish C et al (2004) Wasshuber analytical modeling of single electron transistor for hybrid CMOS-SET analog IC design. IEEE Electron Dev Lett 51(11):1772–1782CrossRefGoogle Scholar
  11. 11.
    Qiu J, Li F, Gu X, Chen L, Chen Y (2012) A new logic optimization algorithm of multi-valued logic function based on two valued logic. Appl Mech Mater 121–126:4330–4334Google Scholar
  12. 12.
    Mahappatra S, Mihai IA (2005) Realization of multiple valued logic and memory by hybrid SETMOS architecture. IEEE Trans Nanotechnol 4(6):705–14CrossRefGoogle Scholar
  13. 13.
    Lageweg C, Cotofana S, Vassiliadis S (2003) Single electron encoded logic memory elements. IEEE J Solid State Circ.0-7803-7976-4/03/2003.449–452Google Scholar
  14. 14.
    Rabaey JM, Chandrakasan A, Nikolic B (2003) Digital integrated circuits: a design perspective, 2nd edn. Prentice-Hall, Englewood CliffsGoogle Scholar
  15. 15.
    Akazawa M et al (1999) Multiple-valued inverter using a single-electron tunneling circuit. IEICE Trans Electron E82-C(9):1607–1614Google Scholar
  16. 16.
    Inokawa H, Fujiwara A, Takahashi Y (2003) A multiple-valued logic and memory withcombined single-electron and metal-oxide-semi-conductor transistors. IEEE Trans Electron Dev 50(2):462–70CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media B.V., part of Springer Nature 2018

Authors and Affiliations

  1. 1.Department of Electronics Engineering and TechnologyNorth Maharashtra UniversityJalgaonIndia

Personalised recommendations