Advertisement

Silicon

, Volume 11, Issue 1, pp 549–556 | Cite as

Analysis of Encoder and Decoder by using Multiple Valued (MV) Hybrid SETMOS

  • Jyoti R. ChaudhariEmail author
  • D. K. Gautam
Original Paper
  • 25 Downloads

Abstract

In Integrated Circuit (IC) Technology practical circuit application of single electron devices is impossible due to it poor driving capability according to this point it is essential to accept implementation of new methodology such as hybridization of single electron transistor (SET) and complementary metal oxide semiconductor (CMOS) device interface circuit. This hybrid SETMOS is operated in room temperature. Further with the help of science and technology, it is easy to communicate with people all over the world, within a minute by sharing large amount of information through messages and email. So it is essential to study the fastest communication in analog and digital media. High speed computing technological faces lots of problems so it is essential to think different pathway to improve communication performance in the future. Generally basic communication system includes encoder and decoder to convert and convey the information in different pathway. In this paper we proposed basic building blocks of communication system using Multiple Valued logic (MVL). Herein binary to quaternary encoder is implemented by using NAND and NOR gate. Quaternary to binary decoder is proposed by using literal and universal literal gate. MIB model of SET is calibrated with conventional BSIM 4.6.1 MOSFET 45nm model. All circuits are simulated and validated in T-spice pro environment. The proposed NAND and NOR gate consumes 2050nw and 42ps delay while literal and universal literal gate consume 1050nw and 41ps delay in comparison to CMOS counterparts.

Keywords

Multiple-valued logic MIB SETMOS Literal/universal literal gate NAND NOR 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Mahapatra S, Vaish V, Wasshuber C, Banerjee K, Ionescu AM (2004) Analytical modeling of single electron transistor for hybrid cmos-set analog IC design. IEEE Trans Electron Devices 51(11):1772–1782CrossRefGoogle Scholar
  2. 2.
    Santanu M, Mihai IA (2006) Hybrid CMOS single-electron transistor device and circuit design. Artech House Inc., ISBN: 1 596930691Google Scholar
  3. 3.
    Wasshuber C (2001) Computational single-electronics. Springer, New YorkCrossRefGoogle Scholar
  4. 4.
    Uchida K, Koga J, Ohba R, Toriumi A (2002) Programmable single electron transistor logic for low-power intelligent Si LSI. ISSCC 2:162–453Google Scholar
  5. 5.
    Ionescu AM, Declercq M, Mahapatra S, Banerjee K, Gautier J (2002) Few electron devices: towards hybrid CMOS-SET integrated circuits, DACGoogle Scholar
  6. 6.
    Fulton TA, Dolan GJ (1987) Phys Rev Lett 59(1):109–112CrossRefGoogle Scholar
  7. 7.
    Kuzmin LS, Likharev KK (1987) April JETP Lett 45(8):495–497Google Scholar
  8. 8.
    Amakawa S et al (1998) Single–electron circuit simulator, IEICE Trans Elec CGoogle Scholar
  9. 9.
    Yu YS, Hwang SW, Ahn D (1999) Macromodeling of single electron transistors for efficient circuit simulation. IEEE Trans Elec Dev 46(8):1667–1671CrossRefGoogle Scholar
  10. 10.
    Mahapatra S et al (2003) A CAD framework for co-design and analysis of CMOS-SET hybrid integrated circuits. In: Proceedings of ICCAD, vol 2003, pp 497–502Google Scholar
  11. 11.
    Lageweg C, Cotofana S, Vassiliadis S (2003) Single electron encoded logic memory elements, IEEE J Solid State Circ 0-7803-7976-4/03/2003Google Scholar
  12. 12.
    Shin SJ, Lee JJ, Kang HJ, Choi JB, Eric Yang SR, Takahashi Y et al (2011) Room temperature charge stability modulated by quantunm effects in a nanoscale silicon island. Nano Lett 11(4):1591CrossRefGoogle Scholar
  13. 13.
    Jana A, Basanta Singh N, Sing JK, Kumar Sarkar S et al (2013) Design and simulation of hybrid CMOS–SET circuits. Microelec Reliab 53:592–599CrossRefGoogle Scholar
  14. 14.
    Coast AJ et al (1992) Multiple valued pads for binary chips. IEEE Elec Lett 28(8):794–796CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media B.V., part of Springer Nature 2018

Authors and Affiliations

  1. 1.Department of Electronics Engineering and TechnologyNorth Maharashtra UniversityJalgaonIndia

Personalised recommendations