Journal of Mechanical Science and Technology

, Volume 29, Issue 7, pp 2967–2974 | Cite as

A two-dimensional simulation model for the molded underfill process in flip chip packaging

Article
First Online:
Received:
Revised:
Accepted:

Abstract

The flip chip process involves the deposition of solder bumps on the chip surface and their subsequent direct attachment and connection to a substrate. Underfilling traditional flip chip packaging is typically performed following a two-step approach. The first step uses capillary force to fill the gap between the chip and the substrate, and the second step uses epoxy molding compound (EMC) to overmold the package. Unlike traditional flip chip packaging, the molded underfill (MUF) concept uses a single-step approach to simultaneously achieve both underfill and overmold. MUF is a simpler and faster process. In this study, a 2D numerical model is developed to simulate the front movement of EMC flow and the void formation for different geometric parameters. The 2D model simplifies the procedures of geometric modeling and reduces the modeling time for the MUF simulation. Experiments are conducted to verify the prediction results of the model. The effect on void formation for different geometric parameters is investigated using a 2D model.

Keywords

Flip chip package Molded underfill Vacuum Void 
This is a preview of subscription content, log in to check access.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Y. Guo, et al., A model of the underfill flow process: particle distribution effects, Electronic Components and Technology Conference (1999) 71–76.Google Scholar
  2. [2]
    W. B. Young and W. L. Yang, Underfill viscous flow between parallel plates and solder bumps, IEEE Transactions on Components and Packaging Technologies, 25 (2002) 695–700.CrossRefGoogle Scholar
  3. [3]
    W. B. Young, Anisotropic behavior of the capillary action in flip chip underfill, Microelectronics Journal, 34 (2003) 1031–1036.CrossRefGoogle Scholar
  4. [4]
    S. J. Han and K. K. Wang, Analysis of the flow of encapsulant during underfill encapsulation of flip-chips, IEEE Transactions on Components Packaging and Manufacturing Technology Part B-Advanced Packaging, 20 (1997) 424–433.CrossRefGoogle Scholar
  5. [5]
    J. L. Wang, Flow time measurements for underfills in flipchip packaging, IEEE Transactions on Components and Packaging Technologies, 28 (2005) 366–370.CrossRefGoogle Scholar
  6. [6]
    J. W. Wan et al., An analytical model for predicting the underfill flow characteristics in flip-chip encapsulation, IEEE Transactions on Advanced Packaging, 28 (2005) 481–487.CrossRefGoogle Scholar
  7. [7]
    J. W. Wan et al., A theoretical analysis of the concept of critical, clearance toward a design methodology for the flipchip package, Journal of Electronic Packaging, 129 (2007) 473–478.CrossRefGoogle Scholar
  8. [8]
    S. W. Lin and W. B. Young, Study on bump arrangement to accelerate the underfill flow in flip-chip packaging, IEEE Transactions on Components Packaging and Manufacturing Technology, 3 (2013) 40–45.CrossRefGoogle Scholar
  9. [9]
    W. B. Young, Non-newtonian flow formulation of the underfill process in flip-chip packaging, IEEE Transactions on Components Packaging and Manufacturing Technology, 1 (2011) 2033–2037.CrossRefGoogle Scholar
  10. [10]
    W. B. Young, Effect on filling time for a non-newtonian flow during the underfilling of a flip chip, IEEE Transactions on Components Packaging and Manufacturing Technology, 1 (2011) 1048–1053.CrossRefGoogle Scholar
  11. [11]
    M. Joshi et al., Molded underfill (MUF) technology for flip chip packages in mobile applications, Electronic Components and Technology Conference, 1-4 (2010) 1250–1257.Google Scholar
  12. [12]
    J. Y. Lee et al., Molded underfill development for flipStack CSP, Electronic Components and Technology Conference (2009) 954–959.Google Scholar
  13. [13]
    M. W. Lee et al., A study on the rheological characterization and flow modeling of molded underfill (MUF) for optimized void elimination design, Electronic Components and Technology Conference (2008) 382–388.Google Scholar
  14. [14]
    J. Tamil et al., Molding flow modeling and experimental study on void control for flip chip package panel molding with molded underfill technology, Journal of Microelectronics and Electronic Packaging, 9 (2012) 19–30.Google Scholar
  15. [15]
    W. B. Young and W. L. Yang, The effect of solder bump pitch on the underfill flow, IEEE Transactions on Advanced Packaging, 25 (2002) 537–542.CrossRefGoogle Scholar
  16. [16]
    W. B. Young, Thermal behaviors of the resin and mold in the process of resin transfer molding, Journal of Reinf. Plast. compos., 14 (1995) 310–332.MATHGoogle Scholar

Copyright information

© The Korean Society of Mechanical Engineers and Springer-Verlag Berlin Heidelberg 2015

Authors and Affiliations

  1. 1.Department of Aeronautics and AstronauticsNational Cheng Kung UniversityTainanTaiwan, ROC

Personalised recommendations