High Performance SAR ADC with Mismatch Correction Latch and Improved Comparator Clock
- 2 Downloads
We propose a high performance 10-bit 100-MS/s (million samples per second) successive approximation register (SAR) analog-to-digital converter (ADC) with mismatch correction latch and improved comparator clock. Using a high-low supply voltage technology, the bias output impedance of the preamplifier of the comparator is increased. Therefore, the common mode rejection ratio (CMRR) of the comparator is improved, and further diminishing the signal-dependent offset caused by the input common-mode voltage variation. A digital-to-analog converter (DAC) control signal correction latch is proposed to correct the control signal error resulted from process mismatch. The 30-point Monte Carlo mismatch simulated results demonstrate that the minimum spurious-free dynamic range (SFDR) of the ADC is improved by 2 dB with this correction latch. To ensure sufficient high bit switching time of the DAC and sufficient low bit comparison time of the comparator, a data selector used in the comparator clock is presented. The optimized time distribution improves the performance of the SAR ADC. This prototype was fabricated using a one-poly-eight-metal (1P8M) 55 nm complementary metal oxide semiconductor (CMOS) technology. With measured results at 1.3V/1.5V supply and 100-MS/s, the ADC achieves a signalto- noise and distortion ratio (SNDR) of 59.4 dB and consumes 2.1mW, resulting in a figure of merit (FOM) of 31 fJ/conversion-step. In addition, the active area of the ADC is 0.018 8mm2.
Key wordsanalog-to-digital converter successive approximation register high-low supply voltage mismatch correction data selector
CLC numberTN 43
Unable to display preview. Download preview PDF.
- CAO Z H, YAN S L, LI Y C. A 32mW 1.25 GS/s 6 b 2 b/step SAR ADC in 0.13 µm CMOS [C]//International Solid-State Circuits Conference: Digest of Techical Papers. San Francisco, CA, USA: IEEE, 2008: 542–543.Google Scholar
- CRANINCKX J, VAN DER PLAS G. A 65 fJ/ conversion-step 0-to-50MS/s 0-to-0.7mW 9 b chargesharing SAR ADC in 90 nm digital CMOS [C]// International Solid-State Circuits Conference: Digest of Technology Papers. San Francisco, CA, USA: IEEE, 2007: 246–247.Google Scholar
- GIANNINI V, NUZZO P, CHIRONI V, et al. An 820 µW 9b 40MS/s noise-tolerant dynamic-SAR ADC in 90 nm digital CMOS [C]// International Solid-State Circuits Conference: Digest of Technology Papers. San Francisco, CA, USA: IEEE, 2008: 238–239.Google Scholar
- LIN J Y, HUANG H Y, HSIEH C C, et al. A 0.05mm2 0.6V 500 kS/s 14.3 fJ/conversion-step 11-bit two-step switching SAR ADC for 3-dimensional stacking CMOS imager [C]// IEEE Asian Solid State Circuits Conference. Kobe, Japan: IEEE, 2012: 165–168.Google Scholar