A compact 4-to-8-bit nonbinary SAR ADC based on 2 bits per cycle DAC architecture
- 74 Downloads
A compact programmable-resolution successive approximation register (SAR) analog to digital converter (ADC) for biosignal acquisition system is presented. The ADC features a programmable 4-to-8-bit DAC that makes the ADC programmable with 2 bits evaluated in each clock cycle. At low resolution with relaxed noise and linearity requirements, use of an increased clock speed improves energy efficiency. A single DAC architecture is used to generate references for 2 bits per cycle evaluation for all resolutions. Nonbinary switched capacitor circuits, least sensitive to parasitics, are proposed for the use in DAC for reference generation. The choice of architecture and circuit design are presented with mathematical analysis. The post-layout simulation of designed ADC in 90 nm CMOS process has 1.2 MS/s sampling rate at 8-bit mode with a power consumption of 185 μW achieving an ENOB of 7.6. The active area of designed ADC is 0.06 mm2. The DAC resolution scaling and the use of variable sampling rate maximize efficiency at lower resolutions. Therefore, figure of merit (FOM) is degraded only by a factor of 4.7 for resolution scaling from 8 to 4 bits. This is a significant improvement over 16× degradation expected from 8-bit to 4-bit resolution scaling by truncating the bits.
KeywordsAnalog to digital converter (ADC) successive approximation register (SAR) parasitic insensitive programmable resolution low power charge recycling 2-bit per cycle nonbinary
Authors would like to thank Ministry of Electronics and Information Technology (MeitY), Government of India, for providing EDA tools through SMDP-VLSI Project.
- 1.Jeong G Y and Yu K H 2006 Design of ambulatory ECG monitoring system to detect ST pattern change. In: Proceedings of the SICE–ICASE International Joint Conference, pp. 5873–5877Google Scholar
- 6.Hong H K, Kim W, Park S J, Choi M, Park H J and Ryu S T 2012 A 7b 1GS/s 7.2mW nonbinary 2b/cycle SAR ADC with register-to-DAC direct control. In: Proceedings of the Custom Integrated Circuits Conference (CICC), pp. 1–4Google Scholar
- 7.Bhat K G, Laxminidhi T and Bhat M S 2015 An 8-b 1.5 MS/s 2-bit per cycle SAR ADC with parasitic insensitive single capacitive reference DAC. In: Proceedings of TENCON 2015 – IEEE Region 10 Conference, pp. 1–6Google Scholar
- 8.Kamalinejad P, Mirabbasi S and Leung V 2011 An ultra-low-power SAR ADC with an area-efficient DAC architecture. In: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp. 13–16Google Scholar
- 9.Shrivastava P, Bhat K, Laxminidhi T and Bhat M 2012 A 500 kS/s 8-bit charge recycle based 2-bit per step SAR-ADC. In: Proceedings of the Third International Conference on Emerging Applications of Information Technology (EAIT), pp. 462–466Google Scholar
- 11.Maloberti F 2007 Data converters. Springer Science & Business Media Chapter 5 Circuits for data converters, pp. 238–240Google Scholar
- 12.Zeng Z, Dong C S and Tan X 2010 A 10-bit 1MS/s low power SAR ADC for RSSI application. In: Proceedings of the IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 569–571Google Scholar
- 14.Elkafrawy A, Anders J and Ortmanns M 2015 A 10-bit reference free current mode SAR ADC with 58.4 dB SFDR at 50 MS/s in 90 nm CMOS. In: Proceedings of the Nordic Circuits and Systems Conference (NORCAS): NORCHIP International Symposium on System-on-Chip (SoC), pp. 1–4Google Scholar
- 15.Kuo C H and Hsieh C E 2011 A high energy-efficiency SAR ADC based on partial floating capacitor switching technique. In: Proceedings of the IEEE ESSCIRC, pp. 475–478Google Scholar
- 16.Cao Z, Yan S and Li Y 2008 A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13m CMOS. In: Proceedings of the IEEE International Solid-State Circuits Conference – Digest of Technical Papers, San Francisco, CA, pp. 542–634Google Scholar