, 44:41 | Cite as

Investigation of different inputs and a new release policy in the proposed simulation model for wafer fabrication system

  • Rashmi SinghEmail author
  • M Mathirajan


This paper investigates the effect of different inputs on selected performance metrics such as cycle time, WIP level and throughput in the processes of semiconductor wafer fab by developing a simulation model of representative but fictitious semiconductor wafer fab. The different inputs include arrival rate, arrival distribution, processing time, maintenance schedule, operator schedule, batch size, dispatching rule and release policy. Simulation results show that the relationship between inputs and system performance metrics, considered in this study, are extremely complex particularly for the inputs maintenance schedule, operator schedule and batch size. An overall result shows that dispatching rule and closed loop release policy can significamtly improve the performance of wafer fabrication system. However; major improvement comes from closed loop release policy. Accordingly, this paper presents a new closed loop release policy called as constant batch machine workload (CONSTBWL) to improve the performance of wafer fab. The behaviour of CONSTBWL is analysed in combination with dispatching rules using the proposed simulation model for wafer fab. Simulation results show that CONSTBWL policy outperformed traditional release policies in terms of the average cycle time, the work in process (WIP) level and the standard deviation of WIP level under a prescribed throughput level. Furthermore, the analysis of the results indicated that a good shop floor performance can be achieved with a right combination of closed loop release policy and simple dispatching rules with respect to the choice of performance metrics.


Simulation wafer fab maintenance schedule batch size dispatching closed loop release policy 


  1. 1.
    Matthews J A 1999 A silicon island of the east: creating a semiconductor industry in Singapore. Calif. Manag. Rev. 41(2): 55–78CrossRefGoogle Scholar
  2. 2.
    Chern C C and Haung K L 2004 A heuristic control method for a single product high volume wafer fabrication process to minimize the number of photomask changes. J. Manuf. Syst. 23(1): 30–45CrossRefGoogle Scholar
  3. 3.
    Gilland G W 2002 A simulation study comparing performance of CONWIP and bottleneck-based release rules. Prod. Plan. Control Manag. Oper. 13(2): 211–219CrossRefGoogle Scholar
  4. 4.
    Glassey C R and Resende M G 1988 Closed-loop job release control for VLSI circuit manufacturing. IEEE Trans. Semicond. Manuf. 1(1): 36–46CrossRefGoogle Scholar
  5. 5.
    Hsu Y S and Sha Y D 2007 The integration of shop floor control in wafer fabrication. J. Manuf. Technol. Manag. 18(5): 599–620CrossRefGoogle Scholar
  6. 6.
    Kim D, Yeong L H D and Kim U J 1998 A simulation study on lot release control, mask scheduling and batch scheduling in semiconductor wafer fabrication facilities. J. Manuf. Syst. 17(5): 589–598Google Scholar
  7. 7.
    Li Y, Jiang Z and Jia W 2014 An integrated release and dispatch policy for semiconductor wafer fabrication. Int. J. Prod. Res. 52(8): 2275–2292CrossRefGoogle Scholar
  8. 8.
    Lin H Y, Tsai H C, Lee E C and Liu K S 2007 A dynamic releasing scheme for wafer fabrication. Int. J. Comput. Internet Manag. 15(1): 33–42Google Scholar
  9. 9.
    Park K and Morrison J R 2015 Controlled wafer release in clustered photolithography tools: flexible flow line job release scheduling and an LMOLP heuristic. IEEE Trans. Autom. Sci. Eng. 12(2): 642–655CrossRefGoogle Scholar
  10. 10.
    Qi C, Siva Kumar A I and Gershwin S B 2009 An efficient new job release control methodology. Int. J. Prod. Res. 47(3): 703–731CrossRefGoogle Scholar
  11. 11.
    Rose O 2001 CONWIP-like lot release for a wafer fabrication facility with dynamic load changes. In: Proceedings of SMOMS, SeattleGoogle Scholar
  12. 12.
    Wein L W 1988 Scheduling semiconductor wafer fabrication. IEEE Trans. Semicond. Manuf. 1(3): 115–130CrossRefGoogle Scholar
  13. 13.
    Lou Sheldon X C and Kager Patrick W 1989 A robust production control policy for VLSI wafers fabrication. IEEE Trans. Semicond. Manuf. 2(4): 159–164CrossRefGoogle Scholar
  14. 14.
    Kim J, Leachman R C and Suhn B 1996 Dynamic release control policy for the semiconductor wafer fabrication lines. J. Oper. Res. Soc. 47(12): 1516–1525CrossRefGoogle Scholar
  15. 15.
    Glassey C R, Shanthikumar J G and Seshadri S 1996 Linear control rules for production control of semiconductor fabs. IEEE Trans. Semicond. Manuf. 9(4): 536–549CrossRefGoogle Scholar
  16. 16.
    Rose O 1999 CONLOAD—a new lot release rule for semiconductor wafer fabs. In: Proceedings of Winter Simulation Conference, pp. 850–855Google Scholar
  17. 17.
    Ignizio P J 2003 The implementation of CONWIP in semiconductor fabrication facilities. Future Fab 14Google Scholar
  18. 18.
    Kim Y D, Shim S O, Choi B and Hwang H 2003 Simplification methods for accelerating simulation-based real-time scheduling in a semiconductor wafer fabrication facility. IEEE Trans. Semicond. Manuf. 16(2): 290–298CrossRefGoogle Scholar
  19. 19.
    Qi C and Siva Kumar A I 2004 Simulation based cause and effect analysis in semiconductor wafer fabrication. J. Inst. Eng. 44(4): 53–65Google Scholar
  20. 20.
    Wang Z, Qiao F and Wu Q 2005 A new compound priority control strategy in semiconductor wafer fabrication. In: Proceedings of the Network, sensing and control conference, IEEE xplore, pp. 80–83Google Scholar
  21. 21.
    Qi C, Siva Kumar A I and Hidayat A D K 2008 Experimental study on variations of WIPLOAD control in semiconductor wafer fabrication environment. In: Proceedings of Winter Simulation Conference, pp. 2035–2040Google Scholar
  22. 22.
    Bahaji N and Kuhl M E 2008 A simulation study of new multi-objective composite dispatching rules CONWIP and push lot release in semiconductor fabrication. Int. J. Prod. Res. 46(14): 3801–3824CrossRefGoogle Scholar
  23. 23.
    Hernandez J and Fernandez E 2009 A simulation based approximate dynamic programming approach for the control of the Intel Mini Fab benchmark model. In: Proceedings of Winter Simulation Conference, pp. 1634–1645Google Scholar
  24. 24.
    Khouly I A E, Kilany K S E and Sayed A E E 2011 Effective scheduling of semiconductor manufacturing using simulation. World Acad. Sci. Eng. Technol. 55: 311–316Google Scholar
  25. 25.
    Tabatabaei R A and Salazar C F R 2011 Effective WIP dependent lot release policies: a discrete event simulation approach. In: Proceedings of Winter Simulation Conference, pp. 1971–1980Google Scholar
  26. 26.
    Khouly I A E and Kilany K S 2012 A simulation study of lot flow control in wafer fabrication facilities. In: Proceedings of the 2012 International Conference on Industrial Engineering and Operations Management, Istanbul, Turkey, July, pp. 2240–2249Google Scholar
  27. 27.
    Baker K and Peterson D W 1979 An analytical framework for evaluating rolling schedules. Manag. Sci. 25(4): 342–351CrossRefGoogle Scholar
  28. 28.
    Browne J and Davies B J 1984 The phased release of batches into a job shop. Int. J. Prod. Manag. 4(3): 16–27Google Scholar
  29. 29.
    Shimoyashiro S, Isoda K and Awane H 1984 Input scheduling and load balance control for a job shop. Int. J. Prod. Res. 22(4): 597–605CrossRefGoogle Scholar
  30. 30.
    Ragatz G L and Mabert V A 1988 An evaluation of order review release mechanisms in a job-shop environment. Decis. Sci. 19(1): 167–189CrossRefGoogle Scholar
  31. 31.
    Melnyk S A and Ragatz G L 1989 Order review/release: research issues and perspectives. Int. J. Prod. Res. 27(7): 1081–1096CrossRefGoogle Scholar
  32. 32.
    Jung T Y, Jang H and Lee J H 2015 Move blocking strategy applied to re-entrant manufacturing line scheduling. Int. J. Control Autom. Syst. 13(2): 410–418CrossRefGoogle Scholar
  33. 33.
    Sarah A V, Christiano C E, Alberto P A L and Douglas A C 2015 Optimization of a semiconductor manufacturing process using a re-entrant model. Exacta EP São Paulo 13(2): 275–284Google Scholar
  34. 34.
    Spier J and Kempf K 1995 Simulating the emergent behaviour in manufacturing systems. In: Proceedings of IEEE/SEMI Advanced Semiconductor Conference, pp. 90–94Google Scholar
  35. 35.
    Hung Y F and Leachman R C 1999 Reduced simulation models of wafer fabrication facilities. Int. J. Prod. Res. 37(12): 2685–2701CrossRefGoogle Scholar
  36. 36.
    Rose O 2003 Comparison of due-date oriented dispatching rules in semiconductor manufacturing. In: Proceedings of Industrial Engineering Research Conference, pp. 1401–1405Google Scholar
  37. 37.
    Singh R and Mathirajan M 2015 Simulation based cause and effect analysis of input variables in wafer fabrication re-entrant flow line. In: Proceedings of Multidisciplinary International Scheduling Conference: Theory & Applications (MISTA 2015), August, Prague, Czech Republic, pp. 345–359Google Scholar
  38. 38.
    Fowler J and Robinson J 1995 Measurement and improvement of manufacturing capacity (mimac). Designed experiment report Technology Transfer 95062860A-TR SEMATECHGoogle Scholar
  39. 39.
    Suri R and Sanders J L 1993 Handbooks in OR and MS. Performance Evaluation of Production Networks. Amsterdam: Elsevier Sciences, pp. 199–286Google Scholar
  40. 40.
    Siva Kumar A I and Chong C S 2001 A simulation-based analysis of cycle time distribution and throughput in semiconductor backend manufacturing. Comput. Ind. 45(1): 59-78CrossRefGoogle Scholar
  41. 41.
    Singh R and Mathirajan M 2018 Experimental investigation for performance assessment of scheduling policies in semiconductor wafer fabrication—a simulation approach. Int. J. Adv. Manuf. Technol. CrossRefGoogle Scholar
  42. 42.
    Spearman M L, Woodruff D L and Hopp W J 1990 Conwip: A pull alternative to Kanban. Int. J. Prod. Res. 28(5): 879–894CrossRefGoogle Scholar
  43. 43.
    Hopp W J and Spearman M L 2000 Factory Physics: Foundations of Manufacturing Management. Irwin/McGraw-Hill, Waveland Press, Inc., USAGoogle Scholar
  44. 44.
    Fowler J W, Hogg G L and Mason S J 2002 Workload control in the semiconductor industry. Prod. Plan. Control 13(7): 568–578CrossRefGoogle Scholar
  45. 45.
    Koo P, Koh S and Park M 2017 Performance analysis of lot release and dispatching decisions in wafer fabrication. Int. J. Appl. Eng. Res. 12(16): 6300–6305Google Scholar

Copyright information

© Indian Academy of Sciences 2019

Authors and Affiliations

  1. 1.Department of Management StudiesIndian Institute of ScienceBangaloreIndia

Personalised recommendations