Advertisement

Wuhan University Journal of Natural Sciences

, Volume 24, Issue 1, pp 71–78 | Cite as

Novel Low-Complexity Low-Latency Orthogonal Frequency Division Multiplexing Transmitter

  • Sanjun Liu
  • Shuanglin Huang
  • Min Li
  • Xiaojie Dong
  • Da Qiu
  • Rui YangEmail author
Engineering Technology
  • 5 Downloads

Abstract

Traditional orthogonal frequency division multiplexing (OFDM) transmitter is implemented by exploiting inverse fast Fourier transform (IFFT), up-sampling, and low pass shaping filter (LPSF) modules, which occupy a large number of hardware resources and severely lower down the operation speed. To address these limitations, we propose a novel OFDM transmitter architecture, by which the aforementioned modules can be discarded and replaced with some simple switches. In the proposed architecture, direct digital synthesis (DDS) method is employed to generate digital sub-carriers and to transform OFDM data from frequency domain to time domain. Through some sophisticated simplifications, the proposed architecture can avoid using multipliers and remarkably save hardware resources. Finally, comparative experiments are carried out on field programmable gate array (FPGA) platform which demonstrates that our DDS-based architecture saves more than half of the hardware resources and doubles the achievable maximum frequency compared with traditional structure.

Key words

orthogonal frequency division multiplexing inverse fast Fourier transform (IFFT) direct digital synthesis wireless communication 

CLC number

TP 391.8 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Jiao B L, Ma M, Lee W C Y. A combination of CS-CDMA and OFDM for enhanced LTE on downlink channel [J]. Journal of Communications and Network, 2013, 15(1): 8–14.CrossRefGoogle Scholar
  2. [2]
    Keller T, Hanzo L. Adaptive multicarrier modulation: A convenient framework for time-frequency processing in wireless communications [J]. Proc of the IEEE, 2000, 88(5): 611–642.CrossRefGoogle Scholar
  3. [3]
    C/LM-LAN/MAN Standards Committee. Wireless LAN MAC and PHY Specifications High-Speed Physical Layer in the 5GHz Band (802.11a-1999)[S]. New York: IEEE, 1999.Google Scholar
  4. [4]
    Weinstein S B, Ebert P M. Data transmission by frequency-division multiplexing using the discrete Fourier transform [J]. IEEE Trans on Comm Tech, 1971, 19(5): 628–634.CrossRefGoogle Scholar
  5. [5]
    Cooley J W, Tukey J W. An algorithm for the machine calculation of complex Fourier series [J]. Math of Computin, 1965, 19(10): 297–301.CrossRefGoogle Scholar
  6. [6]
    Sarria D, Pallares O, del Rio-Fernandez J, et al. Low cost OFDM based transmitter for underwater acoustic communications[C]// 2013 MTS/IEEE Oceans-Bergen. Piscataway: IEEE, 2013: 1–4.Google Scholar
  7. [7]
    Moran D R, Menoyo J G. Novel direct digital synthesizer design for OFDM digital receivers[C]// The 9th European Conference on Wireless Technology. Piscataway: IEEE, 2006: 27–30.Google Scholar
  8. [8]
    Yan Z H, Huang J G, Han J, et al. System on high-speed underwater acoustic communication with multi-carrier [C]// 9th International Conference on Signal Processing (ICSP). Piscataway: IEEE, 2008: 470–473.Google Scholar
  9. [9]
    Netto R, Guntzel J L. A high throughput configurable FFT processor for WLAN and WiMax protocols[C]// 2012 VIII Southern Conference on Programmable Logic (SPL). Piscataway: IEEE, 2012: 1–5.Google Scholar
  10. [10]
    Yang Y, Cai J, Liu L. A novel DDS array structure with low phase noise and spurs[C]// IEEE 13th International Conference on Communication Technol (ICCT). Piscataway: IEEE, 2011: 302–306.Google Scholar
  11. [11]
    Cui W B, Zhang X, Lu X, et al. The design of high performance X-band frequency synthesizer based on DDS and PLL[C]// 2013 Cross Strait Quad-Regional Radio Science and Wireless Technology Conference (CSQRWC). Piscataway: IEEE, 2013: 97–100.Google Scholar
  12. [12]
    Du X, Zhang J. DDS phase-locked swept source and study design[C]// Proceeding of 2011 International Conference on Computer Science and Network Technology (ICCSNT). Piscataway: IEEE, 2011: 146–149.CrossRefGoogle Scholar
  13. [13]
    Song Y Y, Zhu B C. Vector synthesis algorithm for spur reduction in direct digital synthesis[C]// 2012 IEEE 11th International Conference on Signal Processing (ICSP). Piscataway: IEEE, 2012: 115–118.CrossRefGoogle Scholar
  14. [14]
    Bascil M S, Yazici I, Temurtas F. A FPGA based romote accessible digital system laboratory prototype[C]// 2012 International Conference on E-Learning and E-Technologies in Education (ICEEE). Piscataway: IEEE, 2012: 49–53.CrossRefGoogle Scholar
  15. [15]
    Mahdavi N, Teymourzadeh R, Othman M B. VLSI implementation of high speed and high resolution FFT algorithm based on radix 2 for DSP application[C]// 2007 5th Student Conference on Research and Development. Piscataway: IEEE, 2007: 1–4.Google Scholar

Copyright information

© Wuhan University and Springer-Verlag GmbH Germany, part of Springer Nature 2019

Authors and Affiliations

  • Sanjun Liu
    • 1
    • 2
  • Shuanglin Huang
    • 1
  • Min Li
    • 1
  • Xiaojie Dong
    • 1
  • Da Qiu
    • 1
  • Rui Yang
    • 1
    Email author
  1. 1.School of Information EngineeringHubei University for NationalitiesHubeiChina
  2. 2.Science and Technology CollegeHubei University for NationalitiesHubeiChina

Personalised recommendations