Abstract
Current MSM switching fabric has poor performance under unbalanced traffic. This paper presents an alternative, novel Central-stage Buffered Three-stage Clos switching (CB-3Clos) fabric and proves that this fabric can emulate output queuing switch without any speedup. By analyzing the condition to satisfy the central-stage load-balance, this paper also proposes a Central-stage Load-balanced-based Distributed Scheduling algorithm (CLDS) for CB-3Clos. The results show that, compared with Concurrent Round-Robin based Dispatching (CRRD) algorithm based on MSM, CLDS algorithm has high throughput irrespective with the traffic model and better performance in mean packet delay.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Prashanth Pappu, Jonathan Turner, and Ken Wong. Work-conserving distributed schedulers for terabit routers. Proc. of SIGCOMM, Portland, Oregon, USA, Aug. 30–Sep. 3, 2004, 257–268.
Paolo Giaccone, Emilio Leonardi, and Devavrat Shah. On the maximal throughput of networks with finite buffers and its application to buffered crossbars. IEEE INFOCOM, Miami, USA, Mar. 13–17, 2005, 971–980.
N. Chrysos and Manolis Katevenis. Scheduling in switches with small internal buffers. Proc. of IEEE Globecom. MO, USA, Nov. 28–Dec. 2, 2005, 614–619.
Julong Lan, Yuguo Dong, Yue Chen, et al. The buffer structure and scheduling algorithm for maintaining packet order in the parallel switch. Acta Electronica Sinica, 32(2004)12A, 35–38(in Chinese). 兰巨龙, 董雨果, 陈越, 等. 并行交换中支持包括保序的缓存结构及调度算法. 电子学报, 32(2004)12A, 35–38.
G. Sapountzis and M. Katevenis. Benes switching fabrics with O(N)-complexity internal backpressure. IEEE Communications Magazine, 43(2005)1, 88–94.
J. Duato, I. Johnson, J. Flich, et al. A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks. Proc. HPCA-11, San Francisco, USA, Feb. 12–16, 2005, 108–119.
Xin Li, Zhen Zhou, and Mounir Hamdi. Space-memory-memory architecture for clos-network packet switches. Proc. ICC, Seoul, Korea, May 16–20, 2005, 1031–1035.
W. Kabacinski, C-T. Lea, and G. Xue. 50th anniversary of clos networks. IEEE Communications Magazine, 41(2003)10, 26–63.
H. J. Chao, K. Deng, and Z. Jing. A petabit photonic packet switch (P3S). Proc. IEEE INFOCOM, Francisco, USA, Mar. 30–Apr. 3, 2003, 1096–1112.
Eiji Oki, Zhigang Jing, Roberto Rojas-Cessa, et al. Concurrent round-robin-based dispatching schemes for clos-network switches. IEEE/ACM Trans. on Networking, 10(2002)6, 830–844.
Feng Wang, Wenqi Zhu, and Mounir Hamdi. The central-stage buffered clos-network to emulate an OQ switch. Proc. IEEE Globecom, Francisco, USA, Nov. 27–Dec. 1, 2006, 1–5.
Jungang Yang, Zhiliang Qiu, Zengji Liu, et al. Study on distributed scheduling algorithm in three-stage clos networks. Acta Electronica Sinica, 34(2006)4, 590–594 (in Chinese). 杨君刚, 邱智亮, 刘增基, 뗈. 三级Clos网络中分布式调度算法研究. 电子学报, 34(2006)4, 590–594
Nikos Chrysos and Manolis Katevenisz. Scheduling in non-blocking buffered three-stage switching fabrics. Proc. IEEE Globecom, Francisco, USA, Nov. 27–Dec. 1, 2006, 6–13.
Author information
Authors and Affiliations
Corresponding author
Additional information
Funded by the National Basic Research Program of China (No.2007CB307102), National High Tech Research and Development Program of China (No.2005AA121210) and National Natural Science Foundation of China (No. 60572042).
Communication author: Hu Yuxiang, born in 1982, male, Doctor.
About this article
Cite this article
Hu, Y., Ma, X., Lan, J. et al. A central-stage buffered three-stage Clos switching fabric and the scheduling algorithm. J. Electron.(China) 26, 113–119 (2009). https://doi.org/10.1007/s11767-007-0134-9
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11767-007-0134-9