Skip to main content
SpringerLink
Log in

Component interconnect and data access interface for embedded vision applications

  • Original Research Paper
  • Published:
Journal of Real-Time Image Processing Aims and scope Submit manuscript

Abstract

IP-based design is used to tackle complexity and reduce time-to-market in systems-on-chip with high-performance requirements. Component integration, the main part in this process, is a complicated and time-consuming task, largely due to interfacing issues. Standard interfaces can help to reduce the integration efforts. However, existing implementations use more resources than necessary and lack of a formalism to capture and manipulate resource requirements and design constraints. In this paper, we propose a novel interface, the Component Interconnect and Data Access (CIDA), and its implementation, based on the interface automata formalism. CIDA can be used to capture system-on-chip architecture, with primarily focus on video processing applications, which are mostly based on data streaming paradigm, with occasional direct memory accesses. We introduce the notion of component-interface clustering for resource reduction and provide a method to automatize this process. With real-life video processing applications implemented in FPGA, we show that our approach can reduce the resource usage (#slices) by an average of 20 % and reduce power consumption by 5 % compared to implementation based on vendor interfaces.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12

Similar content being viewed by others

References

  1. Altera.: Avalon interface specifications. http://www.altera.com/literature/manual/mnl/_avalon/_spec.pdf (2010)

  2. Anders, J., Mefenza, M., Bobda, C., Yonga, F., Aklah, Z.,Gunn, K.: A hardware/software prototyping system for driving assistance investigations. J. Real Time Image Process. 1–11 (2013)

  3. Arbab, F.: Abstract behavior types: a foundation model for components and their composition. In science of computer programming, pp. 33–70. Springer Verlag, Berlin (2003)

  4. ARM. Advanced microcontroller bus architecture specification. http://www.arm.com/armtech/AMBA/_spec (1996)

  5. Bergner, K., Rausch, A., Sihling, M., Vilbig A., Broy, M.: A formal model for componentware. In: Sitaraman, M., Leavens, G. (eds.) Foundations of Component-Based Systems, pp. 189–210. University Press (1999)

  6. Bochmann, G.V.: Hardware specification with temporal logic: an example. Comput. IEEE Trans. on C-31(3):223–231 (1982)

  7. De Alfaro, L., Henzinger, T.A..: Interface automata. In: Proceedings of the 8th European Software Engineering Conference Held Jointly with 9th ACM SIGSOFT International Symposium on Foundations of Software Engineering, ESEC/FSE-9, pp. 109–120, New York, USA (2001)

  8. Dongye, C.: Design of the on-chip bus based on wishbone. In: Electronics, Communications and Control (ICECC), 2011 International Conference on, pp. 3653–3656 (2011)

  9. Emmi, M., Giannakopoulou, D., Păsăreanu, C.S.: Assume-guarantee verification for interface automata. In: Proceedings of the 15th International Symposium on Formal Methods, FM ’08, pp. 116–131. Springer, Heidelberg (2008)

  10. Fender J.: A ray tracing engine. http://www.eecg.toronto.edu/jayar/benchmarks/bench.html (2003)

  11. Gupta, S., Luthra M., Dutt, N., Gupta, R., Nicolau, A.: Hardware and interface synthesis of fpga blocks using parallelizing code transformations (2003)

  12. Hasamnis, M.A., Limaye S.S.: Custom hardware interface using nios ii processor through gpio. In: Industrial Electronics and Applications (ICIEA), 2012 7th IEEE Conference on, pp. 1381–1385 (2012)

  13. Ihmor, S., Loke, T., Hardt, W.: Synthesis of communication structures and protocols in distributed embedded systems. In Rapid System Prototyping, 2005. (RSP 2005). The 16th IEEE International Workshop on, pp. 3–9, (2005)

  14. Kaynar, D.K., Lynch, N., Segala, R., Vaandrager, F.: Timed i/o automata: a mathematical framework for modeling and analyzing real-time systems. In: Real-Time Systems Symposium, 2003. RTSS 2003. 24th IEEE, pp. 166–177 (2003)

  15. Kohara, S, Tomono, N., Uchida, J., Miyaoka Y.,Togawa, N., Yanagisawa, M., Ohtsuki, T.: An interface-circuit synthesis method with configurable processor core in ip-based soc designs. In: Design Automation, 2006. Asia and South Pacific Conference on, pp. 6 (2006)

  16. Mefenza, M., Yonga, F., Bobda, F.: Automatic uvm environment generation for assertion-based and functional verification of systemc designs. Microprocessor Test and Verification (2014)

  17. Moschoyiannis, S., Shields, M.W.: Component-based design: towards guided composition. In: Application of Concurrency to System Design, 2003. Proceedings. Third International Conference on, pp. 122–131 (2003)

  18. Neuendorffer, S., Vissers, K.: Streaming systems in fpgas. In: Proceedings of the 8th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS ’08, pp. 147–156. Springer, Heidelberg (2008)

  19. Nuzzo, P., lannopollo, A., Tripakis, S., Sangiovanni-Vincentelli, A.L.: From relational interfaces to assume-guarantee contracts. Technical Report UCB/EECS-2014-21, EECS Department, University of California, Berkeley (2014)

  20. OPencores. Jpeg encoder: Overview. http://www.opencores.org (2009)

  21. Shannon, L., Fort, B., Parikh, S., Patel A., Saldana M., Chow, P.: Designing an fpga soc using a standardized ip block interface. In: Field-Programmable Technology, 2005. Proceedings. 2005 IEEE International Conference on, pp. 341–342 (2005)

  22. Thiel, J., Cytron, R.K.: Splice: a standardized peripheral logic and interface creation engine. In: Parallel and Distributed Processing Symposium, 2007. IPDPS 2007. IEEE International, pp. 1–8 (2007)

  23. Tripakis, S., Lickly, B., Henzinger, T.A., Lee., E.A.: On relational interfaces. In: Proceedings of the Seventh ACM International Conference on Embedded Software, EMSOFT ’09, pp. 67–76, New York, USA (2009)

  24. Wang, C.W., Lai, C.-S., Wu, C.-F., Hwang, S.-A., Lin, Y.-H.: On-chip interconnection design and soc integration with ocp. In: VLSI Design, Automation and Test, 2008. VLSI-DAT 2008. IEEE International Symposium on, pp. 25–28 (2008)

  25. Xilinx. Fast simplex link channel. http://www.xilinx.com/support/documentation/ipdocumentation/fsl/_v20.pdf (2004)

  26. Xilinx. Axi4-stream interconnect. http://www.xilinx.com/products/intellectual-property/axi4-stream/_interconnect.html (2011)

  27. Xilinx. Zynq base trd 14.5. http://www.wiki.xilinx.com/Zynq+Base+TRD+14.5 (2013)

  28. Young, J., Sass, R. Ferp interface and interconnect cores for stream processing applications. In: Embedded and Ubiquitous Computing, vol. 3207 of Lecture Notes in Computer Science, pp. 291–300. Springer, Berlin Heidelberg (2004)

  29. Yun, C.R., Kang, D.S., Bae, Y., Cho, H., Jhang, K.S.: Automatic interface synthesis based on the classification of interface protocols of ips. In: Design automation conference, 2008. ASPDAC 2008. Asia and South Pacific, pp. 589–594 (2008)

Download references

Author information

Authors and Affiliations

  1. CSCE Department, University of Arkansas, Fayetteville, AR, USA

    Michael Mefenza, Franck Yonga & Christophe Bobda

Authors
  1. Michael Mefenza
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Franck Yonga
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Christophe Bobda
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Michael Mefenza.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Mefenza, M., Yonga, F. & Bobda, C. Component interconnect and data access interface for embedded vision applications. J Real-Time Image Proc 15, 759–773 (2018). https://doi.org/10.1007/s11554-015-0515-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11554-015-0515-5

Keywords

Search

Navigation