A real-time H.264/AVC VLSI encoder architecture

  • K. Babionitakis
  • G. Doumenis
  • G. Georgakarakos
  • G. Lentaris
  • K. Nakos
  • D. Reisis
  • I. Sifnaios
  • N. Vlassopoulos
Original Research Paper


Evolving applications related to video technologies require video encoder and decoder implemented with low cost and achieving real-time performance. In order to meet this demand and targeting especially the applications imposing low VLSI area requirements, the present paper describes a VLSI H.264/AVC encoder architecture performing at real-time. The encoder uses a pipeline architecture and all the modules have been optimized with respect to the VLSI cost. The encoder design complies with the reference software encoder of the standard, follows the baseline profile level 3.0 and it constitutes an IP-core and/or an efficient stand-alone solution. The architecture operates at a maximum frequency of 100 MHz and achieves maximum throughput of 30 frames/s with frame size 1,024 × 768. Results and performance measurements of the entire encoder have been validated on FPGA and VLSI 0.18 μm occupying a total area of 3.9 mm2.


H.264/AVC VLSI FPGA Video encoder Real-time 



This work has supported in part by the PAVET 05-181 project of the Greek General Secretariat for Information Systems.


  1. 1.
    ITU-T: SERIES H: Audiovisual and Multimedia Systems: Infrastructure of Audiovisual Services—Coding of Moving Video. ITU-T Rec. H.264, May 2003Google Scholar
  2. 2.
    Sullivan, G., Topiwala, P., Luthra, A.: The H.264/AVC Advanced Video Coding Standard: Overview and Introduction to the Fidelity Range Extensions. Digital Image Processing XXVII, SPIE 04, August 2004Google Scholar
  3. 3.
    ITU-T: Video coding for low bit rate communication. ITU-T Rec. H.263, v1: November 1995, v2: January 1998, v3: November 2000Google Scholar
  4. 4.
    ISO/IEC JTC 1: Coding of audio-visual objects—Part 2: Visual. ISO/IEC 14496-2 (MPEG-4 Part 2), January 1999 (with several subsequent amendments and corrigenda)Google Scholar
  5. 5.
    H.261/3 and MPEG-4 Video Encoder IP Core.
  6. 6.
    Chen, T.C., Huang, Y.W., Chen, L.G.: Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture. Circuits Syst. ISCAS ’04 2, 273–276 (2004)CrossRefGoogle Scholar
  7. 7.
    Amer, I., Badawy, W., Jullien, G.: Hardware prototyping for the H.264 4 × 4 transformation. Acoust. Speech Signal Process. ICASSP ’04 5, 77–80 (2004)Google Scholar
  8. 8.
    Lee, J.H., Lee, N.S.: Variable block size motion estimation algorithm and its hardware architecture for H.264/AVC. Circuits Syst. ISCAS ’04 3, 741–744 (2004)Google Scholar
  9. 9.
    Huang, Y.W., Hsieh, B.Y., Chen, T.C., Chen, L.G.: Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder. IEEE Trans. Circuits Syst. Video Technol. 15(3), 378–401 (2005)CrossRefGoogle Scholar
  10. 10.
    Huang, Y.W., Chen, T.W., Hsieh, B.Y., Wang, T.C., Chang, T.H., Chen, L.G.: Architecture design for deblocking filter in H.264/JVT/AVC. Multimedia Expo ICME ’03 1, 693–696 (2003)Google Scholar
  11. 11.
    Nakayama, H., et al.: An MPEG-4 video LSI with an error resilient codec core based on a fast motion estimation algorithm. IEEE Solid State Circuits Conf. 1, 368–369 (2002)Google Scholar
  12. 12.
    Hashimoto, T., et al.: A 90 mW MPEG4 video codec LSI with the capability for core profile. IEEE Solid State Circuits Conf., pp. 140–141 (2001).
  13. 13.
    Chen, T.C., Lian, C.-Jr., Chen, L.-G.: Hardware architecture design of an H.264/AVC video codec. Design automation, 2006. Asia South Pac. Conf. 8, 24–27 (2006)Google Scholar
  14. 14.
    JM: H.264/AVC reference encoder version 9.6.
  15. 15.
    Schuster, G.M., Katsaggelos, A.K.: Fast and efficient mode and quantizer selection in the rate distortion sense for H.263. In: Proceedings of the SPIE Conference on Visual Communications and Image Processing, May 1996Google Scholar
  16. 16.
    Ortega, A., Ramchandran, K.: Rate-distorion methods for image and video compression: an overview. IEEE Signal Process Mag., November 1998Google Scholar
  17. 17.
    Richardson, I.E.G.: H.264 and MPEG-4 Video Compression. Wiley, New York (2003)Google Scholar
  18. 18.
    Lee, K.B., Chang, Y.C., Chin, H.Y., Hsu, H.C., Jen, C.W.: A bandwidth and memory efficient MPEG-4 shape encoder. IEEE Des. Automat. Conf., 525–526 (2004).
  19. 19.
    Shih, S., Chang, C., Lin, Y.: A near optimal deblocking filter for H.264 advanced video coding. Conf. Asia South Pac. Des. Automat. 170–175 (2006).
  20. 20.
    Dias, T., Momcilovic, S., Roma, N., Sousa, L.: Adaptive motion estimation processor for autonomous video devices. EURASIP J. Embed. Syst. 2007(1), (2007).
  21. 21.
    Beric, A., Sethuraman, R., Peters, H., van Meerbergen, J., de Haan, G., Pinto, C.A.: A 27 mW 1.1 mm2 motion estimator for picture-rate up-converter. Proc. 17th Int. Conf. VLSI Des. 17, 1083–1088 (2004)Google Scholar
  22. 22.
    The Xvid MPEG-4 encoder.
  23. 23.
    Tourapis, A.M., Au, O.C., Liou, M.L.: Predictive Motion Vector Field Adaptive Search Technique (PMVFAST)—Enhancing Block Based Motion Estimation. In: Proceedings of Visual Communications and Image Processing 2001 (VCIP’01) (2001)Google Scholar
  24. 24.
    Tourapis, A.M., Au, O.C., Liou, M.L.: Highly efficient predictive zonal algorithms for fast block-matching motion estimation. IEEE Trans. Circuits Syst. Video Technol. 12(10), 934–947 (2002)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag 2007

Authors and Affiliations

  • K. Babionitakis
    • 1
  • G. Doumenis
    • 2
  • G. Georgakarakos
    • 2
  • G. Lentaris
    • 1
  • K. Nakos
    • 1
  • D. Reisis
    • 1
  • I. Sifnaios
    • 2
  • N. Vlassopoulos
    • 1
  1. 1.Electronics Laboratory, Department of PhysicsNational and Kapodistrian University of AthensAthensGreece
  2. 2.Global Digital Technologies S.A.AthensGreece

Personalised recommendations