Generating heterogeneous executable specifications in SystemC from UML/MARTE models

Original Paper

Abstract

Modeling and analysis of real-time embedded system is becoming an important area of research nowadays. In this context, the UML/MARTE profile has been introduced to support the specification, design, and verification stages in the development process. It provides a wide set of facilities to capture the information required in the refinement steps throughout the design flow. To carry out the actions involved in these design steps, MARTE-based tools and methodologies are required. This paper presents a methodology to automatically generate SystemC heterogeneous executable specifications from generic MARTE models. To generate these specifications, the information included in the MARTE models is extracted to discover the system structure and hierarchy. A subset of the concurrency and communication features of the MARTE profile is used for this purpose. Then, automatic generation of the executable specification is possible. The code implementing the corresponding behavior can be easily integrated into the executable model. This design methodology proposes a refinement flow in order to perform the design steps before deciding the final system implementation.

Keywords

UML MARTE SystemC Heterogeneity Models of computation and communication 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Jantsch A (2004) Modeling embedded systems and SoCs. Morgan Kaufmann, Menlo ParkGoogle Scholar
  2. 2.
    Object Management Group (2008) UML profile for MARTE, beta 2. OMG document number: ptc/08-07-09Google Scholar
  3. 3.
    Herrera F, Villar E (2006) A framework for embedded system specification under different models of computation in SystemC. In: Annual ACM IEEE design automation conference proceedings of the 43rd annual conference on design automationGoogle Scholar
  4. 4.
    Herrera F, Villar E (2008) A framework for heterogeneous specification and design of electronic embedded systems in SystemC. In: ACM transactions on design automation of electronic systems, special issue on demonstrable software systems and hardware platforms, V.12, Issue 3, N. 22. 2007–08Google Scholar
  5. 5.
    Vanderperren Y, Mueller W, Dehaene W (2008) UML for electronic systems design: a comprehensive overview. J Des Autom Embed SystGoogle Scholar
  6. 6.
    Lavagno L, Martin G, Selic B (2003) UML for real: design of embedded real-time systems. ISBN 1-4020-7501-4Google Scholar
  7. 7.
    OMG (2006) UML profile for system on chip (SoC) specification v1.0.1Google Scholar
  8. 8.
    Müller W, Rosenstiel W, Ruf J (2003) SystemC, methodologies and applications. ISBN 1-4020-7479-4Google Scholar
  9. 9.
    Bocchio S, Riccobene E, Rosti A, Scandurra P (2005) A SoC design flow based on UML 2.0 and SystemC. In DAC, Workshop UML-Sock’05Google Scholar
  10. 10.
    Mueller W, Rosti A, Bocchio S, Riccobene E, Scandurra P, Dehaene W, Vanderperren Y (2006) UML for ESL design—basic principals, tools, and applications. In: IEEE/ACMGoogle Scholar
  11. 11.
    Andersson P, Höst M (2007) UML and SystemC a comparison and mapping rules for automatic code generation. In: Embedded systems specification and design languages selected contributions from FDL’07Google Scholar
  12. 12.
    Kreku J, Hoppari M, Kestilä T (2007) SystemC workload model generation from UML for performance simulation, FDL ‘07Google Scholar
  13. 13.
    Raslan W, Sameh A (2007) Mapping SysML to SystemC, FDL ‘07Google Scholar
  14. 14.
    Raslan W, Sameh A (2007) System-level modeling and design using SysML and SystemC. DACGoogle Scholar
  15. 15.
    Mraidha C, Tanguy Y, Jouvray C, Terrier F, Gérard S (2008) An execution framework for MARTE-based models. In: Thirteenth IEEE international conference on the engineering of complex computer systems, ICECCSGoogle Scholar
  16. 16.
    Taha S, Radermacher A, Gerard S, Dekeeyser J-L (2007) MARTE: UML-based hardware design from modeling to simulation. FDL’2007, Barcelona, SpainGoogle Scholar
  17. 17.
    Revol S, Taha S, Terrier F, Clouard A, Gerard S, Radermacher A, Dekeyser J-L (2008) Unifying HW analysis and SoC Design flows by bridging two key standards: UML and IP-XACTGoogle Scholar
  18. 18.
    Piel É, Ben Atitallah R, Marquet P, Meftali S, Niar S, Etien A, Jean-Luc Dekeyser, Boulet P (2008) Gaspard2: from MARTE to SystemC simulationGoogle Scholar
  19. 19.
    Mura M, Panda A, Prevostini M (2008) Executable models and verification from MARTE and SysML: a comparative study of code generation capabilitiesGoogle Scholar
  20. 20.
    Mallet F (2008) Clock constraints specification language: specifying clock constraints with UML/MARTE. Innov Syst Softw Eng 4(3): 309–314CrossRefGoogle Scholar
  21. 21.
    Mallet F, André C (2009) On the semantics of UML/MARTE clock constraints. In: International symposium on object/component/service-oriented real-time distributed computing (ISORC), pp 301–312Google Scholar
  22. 22.
    Mallet F, de Simone R (2008) MARTE: a profile for RT/E systems modeling, analysis-and simulation? In: Proceedings of first international conference on simulation tools and techniques for communications, networks on systems. ACM, MarseilleGoogle Scholar
  23. 23.
    Kahn G (1974) The semantics of a simple language for parallel programming. In: Proceedings of the international federation for information processing working conference on data semanticsGoogle Scholar
  24. 24.
    Hoare CAR (1978) Communicating sequential processes. Commun ACM 21: 8CrossRefGoogle Scholar
  25. 25.
    Lee EA, Messerschmitt DG (1987) Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans Comput 36: 1CrossRefGoogle Scholar

Copyright information

© Springer-Verlag London Limited 2009

Authors and Affiliations

  1. 1.Microelectronics Engineering GroupUniversidad de CantabriaSantanderSpain
  2. 2.Departamento de Electrónica y ComputadoresUniversidad de CantabriaSantanderSpain

Personalised recommendations