Advertisement

A 1 V, 0.53 ns, 59 μW Current Comparator Using Standard 0.18 μm CMOS Technology

  • Fei YuEmail author
  • Lei Gao
  • Li Liu
  • Shuai Qian
  • Shuo Cai
  • Yun Song
Article
  • 5 Downloads

Abstract

This letter aim to propose a current comparator based on simple current mirror which use single amplifier to reduce input offset, the improving symmetry current comparator achieve lower propagation delay (0.53 ns at input current \(I = 10\,{\upmu }\)A) and lower power dissipation (59 \({\upmu }\)W at SS corner) by comparing proposed structure at the supply voltage of 1 V, circuit simulations are performed in cadence software and hspice for a 0.18 \({\upmu }\)m TSMC standard CMOS process.

Keywords

Current comparator Current mirror Amplifier Propagation delay 

Notes

Acknowledgements

This work was supported by the National Natural Science Foundation of China under Grants 61504013, 61702052 and 61772087, and by the Natural Science Foundation of Hunan Province under Grants 2019JJ50648 and 2016jj2005, and by the Scientific Research Fund of Hunan Provincial Education Department under grants 18A137 and 16B212.

References

  1. 1.
    Yu, F., Tang, Q., Wang, W., & Wu, H. (2016). A 2.7 GHz Low-Phase-Noise LC-QVCO using the gate-modulated coupling technique. Wireless Personal Communications, 86, 671–681.  https://doi.org/10.1007/s11277-015-2951-8.CrossRefGoogle Scholar
  2. 2.
    Jin, J., & Tan, M. (2019). Low power quadrature voltage controlled oscillator. International Journal of RF and Microwave Computer-Aided Engineering,.  https://doi.org/10.1002/mmce.21952.CrossRefGoogle Scholar
  3. 3.
    Wan, Q., Dong, J., Zhou, H., & Yu, F. (2017). A very low power quadrature VCO with modified current-reuse and back-gate coupling topology. Journal of Circuits, Systems and Computers, 26, 1750184.  https://doi.org/10.1142/S0218126617501845.CrossRefGoogle Scholar
  4. 4.
    Yu, F. (2014). A low-voltage and low-power 3-GHz CMOS LC VCO for S-band wireless applications. Wireless Personal Communications, 78, 905–914.  https://doi.org/10.1007/s11277-014-1791-2.CrossRefGoogle Scholar
  5. 5.
    Molaei, H., Hajsadeghi, K., & Khorami, A. (2018). Design of low power comparator-reduced hybrid ADC. Microelectronics Journal, 79, 79–90.  https://doi.org/10.1016/j.mejo.2018.07.005.CrossRefGoogle Scholar
  6. 6.
    Yu, F., Li, P., Gu, K., & Yin, B. (2016). Research progress of multi-scroll chaotic oscillators based on current-mode devices. Optik, 127, 5486–5490.  https://doi.org/10.1016/j.ijleo.2016.03.048.CrossRefGoogle Scholar
  7. 7.
    Reza Chaji, G., & Nathan, A. (2008). A current-mode comparator for digital calibration of amorphous silicon AMOLED displays. IEEE Transactions on Circuits and Systems II: Express Briefs, 55, 614–618.  https://doi.org/10.1109/TCSII.2008.921586.CrossRefGoogle Scholar
  8. 8.
    Taghizadeh, A., Koozehkanani, Z. D., & Sobhi, J. (2017). A new high-speed low-power and low-offset dynamic comparator with a current-mode offset compensation technique. AEU: International Journal of Electronics and Communications, 81, 163–170.  https://doi.org/10.1016/j.aeue.2017.07.018.CrossRefGoogle Scholar
  9. 9.
    Chavoshisani, R., & Hashemipour, O. (2011). Differential current conveyor based current comparator. AEU: International Journal of Electronics and Communications, 65, 949–953.  https://doi.org/10.1016/j.aeue.2011.03.008.CrossRefGoogle Scholar
  10. 10.
    Traff, H. (1992). Novel approach to high speed CMOS current comparators. Electronics Letters, 287, 310–312.  https://doi.org/10.1049/el:19920192.CrossRefGoogle Scholar
  11. 11.
    Sugimoto, Y. A. (2001). Low-power A 1.5-V current-mode CMOS sample-and-hold IC with 57-dB S/N at 20 MS/s and 54-dB S/N at 30 MS/s. IEEE Journal of Solid-State Circuits, 44, 696–700.  https://doi.org/10.1109/4.913749.CrossRefGoogle Scholar
  12. 12.
    Sridhar, R., Pandey, N., Bhattacharyya, A., & Bhatia, V. (2016). High speed high resolution current comparator and its application to analog to digital converter. Journal of The Institution of Engineers (India): Series B, 97, 1–8.  https://doi.org/10.1007/s40031-015-0189-1.CrossRefGoogle Scholar
  13. 13.
    Banks, D., & Toumazou, C. (2008). Low-power high-speed current comparator design. Electronics Letters, 44, 171–172.  https://doi.org/10.1049/el:20083145.CrossRefGoogle Scholar
  14. 14.
    Sugimoto, Y., Gohda, Y. & Tanaka, S. (2005) A 35MS/s and 2V/2.5V Current-mode Sample-and-Hold Circuit with an Input Current Linearization Technique. In: IEEE Asian Solid-State Circuits Conference, Hsinchu, Taiwan.  https://doi.org/10.1109/ASSCC.2005.251761.

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2019

Authors and Affiliations

  1. 1.School of Computer and Communication EngineeringChangsha University of Science and TechnologyChangshaChina

Personalised recommendations