Wireless Personal Communications

, Volume 77, Issue 2, pp 1271–1285 | Cite as

Parametric Analysis of a Novel Architecture of Phase Locked Loop for Communication System

Article

Abstract

The work proposed parametric analysis of a novel architecture of phase locked loop (PLL) for pure signal synthesis. It has been widely used in wireless communication systems due to the high frequency resolution and the short locking time. First, we presented a mathematical and accurate model of noise in PLL with take into account noise of its component. Then we predicted output phase noise in term of its parameters. Finally, we described as effective technique for noise in fractional PLL by CppSim simulator. The output phase noise has been reduced from \(-154\) to \(-159\,\)dBc/MHz at 20 MHz offset. The proposed behavioral simulation results show improvement around 5 dBc/MHz. In future, this technique can also be implemented in hybrid PLL.

Keywords

PLL Noise and frequency synthesis 

References

  1. 1.
    Kundert, K. (2012). Predicting the phase noise of PLL-based frequency synthesizers. Designer’s Guide Consulting, Inc., Version 4f, pp. 1–24.Google Scholar
  2. 2.
    Best, R. E. (2003). Phase-locked loops: Design, simulation & applications (4th ed.). New York: McGraw-Hill Professional Engineering.Google Scholar
  3. 3.
    Woo, K., Liu, Y., Nam, E., & Ham, D. (2008). Fast-lock hybrid PLL combining fractional-N and integer-N modes of differing bandwidths. IEEE Journal of Solid-State Circuits, 43(2), 78–82.CrossRefGoogle Scholar
  4. 4.
    Rhee, W., Ni, X., Zhou, B., & Wang, Z. (2013). Fractional-N frequency synthesis: Overview and practical aspects with FIR-embedded design. Journal of Semiconductor Technology and science, 13(2), 170–183.CrossRefGoogle Scholar
  5. 5.
    Herzel, F., Osmany, S. A., & Scheytt, J. C. (2010). Analytical phase noise modeling and charge pump optimization for fractional-N PLLs. IEEE transactions on circuits and systems-i: regular papers, 57(8).Google Scholar
  6. 6.
    Ibrahim, M. A., & Hamadamin, J. A. (2006). Noise analysis of phase locked loops. In Proceedings of the 5th WSEAS International Conference on Telecommunications and Informatics (pp. 479–484). Istanbul, Turkey.Google Scholar
  7. 7.
    Stork, M., Plzen, Czech Republic, & Kaspar, P. (2003). Fractional phase-locked loop frequency synthesizer. Signals, Circuits and Systems. International Symposium on, West Bohemia Univ, 1, 129–132.Google Scholar
  8. 8.
    Goldberg, B.-G. (1999). Digital Frequency Synthesis Demystified (3rd edn). LLH Technology Publishing.Google Scholar
  9. 9.
    Hanumolu, P. K., & Mayaram, K. (2004). Analysis of charge pump phase locked loops. IEEE Transactions on Circuits and Systems, 51(9), 1665–1674.CrossRefGoogle Scholar
  10. 10.
    Li, W., & Meiners, J. (2000). Introduction to phase locked loop system modeling. Texas instruments incorporated, Analog Application Journal, 1–7.Google Scholar
  11. 11.
    Rhee, W., Song, B.-S., & Ali, A. (2000). A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order modulator. IEEE Journal of Solid-State Circuits, 35(10), 1453–1460.CrossRefGoogle Scholar
  12. 12.
    Banerjee, D. (2006). PLL performance, simulation and design (4th edn). Handbook.Google Scholar
  13. 13.
    Perrot, M. (2002). Fast and accurate behavioral simulation of fractional-N freq. synthesizer and other PLL/DLL circuits. In Proceeding of the IEEE 39th Annual design automation conference (pp. 498–503) New Orleans, LA,.Google Scholar
  14. 14.
    Perrott, M. H., Trott, M. D., & Sodini, C. G. (2002). A modeling approach for sigma-delta fractional-N frequency synthesizers allowing straightforward noise analysis. IEEE Journal of Solid-State Circuits, 37(8), 1028–1038.CrossRefGoogle Scholar
  15. 15.
    Telba, A., Noras, J. M., Abou El Ela, M., et al. (2004). Simulation technique for noise and timing jitter in phase locked loop, IEEE 16th International Conference on Microelectronics, ICM 2004 (pp. 501–504). Saudi Arabia.Google Scholar
  16. 16.
    Bonfanti, A., Amorosa, F., Samori, C., & Lacaita, A. L. (2003). A DDS based PLL for 2.45 GHz Freq Synthesis. IEEE transactions on circuits and systems -II: analog and digital signal processing, 50(12), 1007–1010.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media New York 2013

Authors and Affiliations

  1. 1.ECEDRawal Institute of Engineering and TechnologyFaridabadIndia
  2. 2.ECEDThapar UniversityPatialaIndia

Personalised recommendations