Fast Low-Complexity Decoders for Low-Rate Polar Codes
- 339 Downloads
Polar codes are capacity-achieving error-correcting codes with an explicit construction that can be decoded with low-complexity algorithms. In this work, we show how the state-of-the-art low-complexity decoding algorithm can be improved to better accommodate low-rate codes. More constituent codes are recognized in the updated algorithm and dedicated hardware is added to efficiently decode these new constituent codes. We also alter the polar code construction to further decrease the latency and increase the throughput with little to no noticeable effect on error-correction performance. Rate-flexible decoders for polar codes of length 1024 and 2048 are implemented on FPGA. Over the previous work, they are shown to have from 22 % to 28 % lower latency and 26 % to 34 % greater throughput when decoding low-rate codes. On 65 nm ASIC CMOS technology, the proposed decoder for a (1024, 512) polar code is shown to compare favorably against the state-of-the-art ASIC decoders. With a clock frequency of 400 MHz and a supply voltage of 0.8 V, it has a latency of 0.41 μs and an area efficiency of 1.8 Gbps/mm 2 for an energy efficiency of 77 pJ/info. bit. At 600 MHz with a supply of 1 V, the latency is reduced to 0.27 μs and the area efficiency increased to 2.7 Gbps/mm 2 at 115 pJ/info. bit.
KeywordsPolar codes Successive-cancellation decoding
This work was supported by the Natural Sciences and Engineering Research Council of Canada (NSERC). Claude Thibeault is a member of ReSMiQ. Warren J. Gross is a member of ReSMiQ and SYTACom.
- 4.Balatsoukas-Stimming, A., Karakonstantis, G., & Burg, A. (2014). Enabling complexity-performance trade-offs for successive cancellation decoding of polar codes. In IEEE international symposium on information theory (ISIT). doi: 10.1109/ISIT.2014.6875380 (pp. 2977–2981).
- 5.Dizdar, O., & Arıkan, E. (2015). A high-throughput energy-efficient implementation of successive-cancellation decoder for polar codes using combinational logic. arXiv:1412.3829.
- 6.Giard, P., Sarkis, G., Thibeault, C., & Gross, W. (2015). A 638 Mbps low-complexity rate 1/2 polar decoder on FPGAs. In IEEE workshop on signal process. Syst. (SiPS). doi: 10.1109/SiPS.2015.7345007 (pp. 1–6).
- 8.Leroux, C., Tal, I., Vardy, A., & Gross, W. (2011). Hardware architectures for successive cancellation decoding of polar codes. In IEEE international conference on acoustic, speech, and signal process. (ICASSP) (pp. 1665–1668), DOI 10.1109/ICASSP.2011.5946819, (to appear in print).
- 9.Mori, R., & Tanaka, T. (2009). Performance and construction of polar codes on symmetric binary-input memoryless channels. In IEEE international symposium on information theory (ISIT). doi: 10.1109/ISIT.2009.5205857 (pp. 1496–1500).
- 10.Pamuk, A., & Arıkan, E. (2013). A two phase successive cancellation decoder architecture for polar codes. In IEEE international symposium on information theory (ISIT). doi: 10.1109/ISIT.2013.6620368 (pp. 1–5).
- 11.Park, Y. S., Tao, Y., Sun, S., & Zhang, Z. (2014). A 4.68Gb/s belief propagation polar decoder with bit-splitting register file. In Symposium on VLSI circuits dig. of tech. papers. doi: 10.1109/VLSIC.2014.6858413(pp. 1–2).