FPGA-based System for Real-Time Video Texture Analysis
- 262 Downloads
This paper describes a novel system for real-time video texture analysis. The system utilizes hardware to extract second-order statistical features from video frames. These features are based on the Gray Level Co-occurrence Matrix (GLCM) and describe the textural content of the video frames. They can be used in a variety of video analysis and pattern recognition applications, such as remote sensing, industrial and medical. The hardware is implemented on a Virtex-XCV2000E-6 FPGA programmed in VHDL. It is based on an architecture that exploits the symmetry and the sparseness of the GLCM and calculates the features using integer and fixed point arithmetic. Moreover, it integrates an efficient algorithm for fast and accurate logarithm approximation, required in feature calculations. The software handles the video frame transfers from/to the hardware and executes only complementary floating point operations. The performance of the proposed system was experimentally evaluated using standard test video clips. The system was implemented and tested and its performance reached 133 and 532 fps for the analysis of CIF and QCIF video frames respectively. Compared to the state of the art GLCM feature extraction systems, the proposed system provides more efficient use of the memory bandwidth and the FPGA resources, in addition to higher processing throughput, that results in real time operation. Furthermore, its fundamental units can be used in any hardware application that requires sparse matrix representation or accurate and efficient logarithm estimation.
KeywordsField programmable gate arrays Parallel architectures Pattern recognition Video signal processing Real-time system
This work was realized under the framework of the Operational Program for Education and Vocational Training Project “Pythagoras” cofunded by European Union and the Ministry of National Education of Greece.
- 3.Iakovidis, D. K., Maroulis, D. E., Karkanis, S. A., & Flaounas, I. N. (2003). Color texture recognition in video sequences using wavelet covariance features and support vector machines. In Proceedings of the 29th Euromicro Conference, Antalya, Turkey, September, pp. 199–204.Google Scholar
- 5.Shahrokni, A., Drummond, T., & Fua, P. (2004). Texture boundary detection for real-time tracking. Proceedings of the ECCV, 2, 566–577.Google Scholar
- 6.Wang, Y., Kim, J.-G., & Chang, S.-F. (2003). Content-based utility function prediction for real-time MPEG-4 transcoding. In Proceedings of the IEEE International Conference on Image Processing, Barcelona, Spain.Google Scholar
- 19.Heikkinen, K., & Vuorimaa, P. (1999). Computation of Two Texture Features in Hardware. In Proceedings of the 10th International Conference on Image Analysis and Processing, Venice, Italy, September, pp. 125–129.Google Scholar
- 21.Bariamis, D. G., Iakovidis, D. K., Maroulis, D. E., & Karkanis, S. A. (2004). An FPGA-based architecture for real time image feature extraction. Proceedings—International Conference on Pattern Recognition, 1, 801–804.Google Scholar
- 25.Theodoridis, S., & Koutroumbas, K. (2000). Pattern recognition. San Diego: Academic.Google Scholar
- 26.Karkanis, S., Magoulas, G. D., & Theofanous, N. (2000). Image recognition and neuronal networks: intelligent systems for the improvement of imaging information. Minimal Invasive Therapy and Allied Technologies, 9, 225–230.Google Scholar
- 27.Chang, K. C. (1999). Digital systems design with VHDL and synthesis. IEEE Computer Society.Google Scholar
- 28.Celoxica Corporation. Retrieved from http://www.celoxica.com.
- 29.Hennesy, J. L., & Patterson, D. A. (2002). Computer architecture, a quantitative approach. San Francisco: Morgan Kaufmann.Google Scholar
- 30.Starzyk, J. A., & Guo, Y. (2001). An entropy-based learning hardware organization using FPGA. In Proceedings of the Southeastern Symposium on System Theory, pp. 1–5, Athens, OH.Google Scholar
- 32.Andraka, R. (1998). A survey of Cordic algorithms for FPGA based computers. In Proceedings of the 1998 CM/SIGDA Sixth International Symposium on FPGAs. Monterey, CA, February, pp. 191–200.Google Scholar
- 34.Mitchell Jr, J. N. (1962). Computer multiplication and division using binary logarithms. IRE Transactions Electronic Computers, 11, 512–517.Google Scholar
- 35.SanGregory, S. L., Siferd, R. E., Brother, C., & Gallagher, D. (1999). A fast, low-power logarithm approximation with CMOS VLSI implementation. In Proceedings of the IEEE Midwest Symposium on Circuits and Systems, August, 1999.Google Scholar
- 38.Wang, Y., Ostermann, J., & Zhang, Y. (2001). Digital video processing and communications. Englewood Cliffs, NJ: Prentice Hall.Google Scholar