A VLSI Architecture of the Square Root Algorithm for V-BLAST Detection
- First Online:
- 130 Downloads
MIMO has been proposed as an extension to 3G and Wireless LANs. As an implementation scheme of MIMO systems, V-BLAST is suitable for the applications with very high data rates. The square root algorithm for V-BLAST detection is attractive to hardware implementations due to its low computational complexity and numerical stability. In this paper, the fixed-point implementation of the square root algorithm is analyzed, and a low complexity VLSI architecture is proposed. The proposed architecture is scalable for various configurations, and implemented for a 4 × 4 QPSK V-BLAST system in a 0.35 \(\mu\)m CMOS technology. The chip core covers 9 \(mm^2\) and 190 K gates. The detection throughput of the chip depends on the received symbol packet length. When the packet length is larger than or equal to 100 bytes, it can achieve a maximal detection throughput of 128 \(\sim\) 160 Mb/s at a maximal clock frequency of 80 MHz. The core power consumption, measured at 2.7 V and room temperature, is about 608 mW for 160 Mb/s data rate at 80 MHz, and 81 mW for 20 Mb/s at 10 MHz. The proposed architecture is shown to meet the requirements for emerging MIMO applications, such as 3G HSDPA and IEEE 802.11n.
KeywordsVLSI ASIC MIMO BLAST square root algorithm fixed-point CORDIC 3G HSDPA wireless LAN
Unable to display preview. Download preview PDF.
- 1.G. J. Foschini, “Layered Space-time Architecture for Wireless Communication in Fading Environments when using Multiple Antennas,” Bell Labs. Tech. J., vol. 1, no. 2, pp. 41–59, Autumn 1996.Google Scholar
- 2.3GPP, “Physical Layer Aspects of UTRA High Speed Downlink Packet Access,” 3GPP TR25.848 V4.0.0(2001–2003).Google Scholar
- 3.V. K. Jones, G. Raleigh and R. van Nee, “MIMO answers high-rate WLAN call,” http://www.eetimes.com/story/OEG20031231S0008.
- 4.P. W. Wolniansky, G. J. Foschini, G. D. Golden and R. A. Valenzuela, “V-BLAST: An Architecture for Realizing Very High Data Rates Over the Rich-scattering Wireless Channel,” in Proc. ISSSE, Pisa, Italy, Sept. 1998.Google Scholar
- 5.S. Bäro, G. Bauch, A. Pavlic and A. Semmler, “Improving BLAST Performance Using Space-time Block Codes and Turbo Decoding,” in IEEE Global Telecommunications Conference, 2000.Google Scholar
- 6.B. Hassibi, “An efficient square-root algorithm for BLAST,” http://mars.bell-labs.com/.
- 7.J. G. Proakis, Digital Communications, 4th ed. McGraw-Hill, 2001.Google Scholar
- 9.D. Garrett, L. Davis, S. ten Brink, and B. Hochwald, “APP Processing for High Performance MIMO Systems,” in Proceedings of the IEEE 2003 Custom Integrated Circuits Conference (CICC), San Jose, California, Sept. 2003.Google Scholar
- 10.Z. Guo and P. Nilsson, “A VLSI Architecture of the Schnorr-euchner Decoder for MIMO Systems,” in IEEE 6th CAS Symposium on Emerging Technologies: Frontiers of Mobile and Wireless Communication, Shanghai, China, June 2004.Google Scholar
- 12.D. Wubben, R. Bohnke, J. Rinas, V. Kuhn, and K. D. Kammeyer, “Efficient Algorithm for Decoding Layered Space-time Codes,” Electronics Letters, vol. 37, pp. 1348–1350, 2001.Google Scholar
- 13.W. Zha and S. D. Blostein, “Modified Decorrelating Decision-feedback Detection of BLAST Space-time System,” in IEEE International Conference on Communications, vol. 1, pp. 335–339, June 2002.Google Scholar
- 14.S. Haykin, Adaptive Filter Theory, 4th ed. Prentice-Hall, 2002.Google Scholar
- 15.G. H. Golub and C. F. V. Loan, Matrix Computations, 3rd ed. John Hopkins University Press, 1996.Google Scholar
- 16.Y. H. Hu, “CORDIC-based VLSI Architectures for Digital Signal Processing,” IEEE Signal Processing Magazine, July 1992.Google Scholar
- 18.R. Walke, R. Smith, and G. Lightbody, “Architectures for adaptive weight calculation on ASIC and FPGA,” in 33rd Asilomar Conference on Signals, Systems and Computers, 1999.Google Scholar
- 21.J. Valls, M. Kuhlmann, and K. K. Parhi, “Evaluation of CORDIC algorithms for FPGA design,” Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol. 32, 2002, pp. 207–222.Google Scholar
- 22.Z. Guo, “A Short Introduction to ASIC Design Flow in AMIS Library,” online available: http://www.es.lth.se/home/zgo/, April 2003.
- 24.IEEE, “Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications,” IEEE Std 802.11a/D7.0–1999.Google Scholar