A Computational Memory Architecture for MPEG-4 Applications with Mobile Devices
- 66 Downloads
This paper presents a Computational Memory architecture for MPEG-4 applications with mobile devices. The proposed architecture is used for real-time block-based motion estimation, which is the most computational intensive task in the video encoder. It uses the exhaustive block-matching algorithm (EBMA) for motion estimation. The proposed architecture consists of embedded SRAMs and a number of block-matching units working in parallel to process video data while stored in the memory. The block-matching units access the embedded SRAMs simultaneously, which increases the speed of the architecture.
The architecture processes CIF format video sequences (i.e., the frame size is 352 × 288 pixels) with block size of 16 × 16 pixels and ±15 pixels search range. The proposed architecture has been designed, prototyped, and simulated for 0.18 μm TSMC CMOS technology. The simulation shows that the proposed architectures processes up to 126 CIF frames per second with clock frequency 100 MHz. The synthesized prototype of the proposed architecture includes 200 KB memory and it has an area of 33.75 mm2 and consumes 986.96 mW @100 MHz.
Keywordsmotion estimation MPEG-4 computational memory
Unable to display preview. Download preview PDF.
- 1.ISO/IEC JTC/SC29/WGll N1730, “MPEG-4 Overview,” July 1997.Google Scholar
- 2.A. Murat Tekalp, Digital Video Processing, Prentice-Hall, Inc., 1995.Google Scholar
- 3.T. Koga, K. Iinuma, A. Hirano, Y. Iijima, and T. Ishiguro, “Motion-Compensated Interframe Coding for Video Conferencing,” in Proceedings National Telecommunications Conference, New Orleans, LA, 1981, pp. G.5.3.1–G.5.3.5Google Scholar
- 9.H. Ai, N. Li, T. Li, M.K. Mandal, and B.F. Cockburn, “Efficient Parallel Implementation of Motion Estimation on the Computational RAM Architecture,” in Proceedings IEEE Canadian Conference on Electrical and Computer Engineering, vol. 2, May 2002, pp. 609–613.Google Scholar
- 10.B.S.-H. Kwan, B.F. Cockburn, and D.G. Elliott, “Implementation of DSP-RAM: An Architecture for Parallel Digital Signal Processing in Memory,” in Proceedings IEEE Canadian Conference on Electrical and Computer Engineering, vol. 1, May 2001, pp. 341–345.Google Scholar
- 11.Z. Wang, B.F. Cockburn, D.G. Elliott, and W.A. Krzymien, “DSP-RAM: A Logic-Enhanced Memory Architecture for Communication Signal Processing,” in Proceedings IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, Aug. 1999, pp. 475–478.Google Scholar
- 13.A. Ohtani, Y. Matsumoto, M. Gion, H. Yoshida, T. Araki, A. Ubukata, M. Serizawa, K. Aoki, A. Sota, A. Nagata, and K. Aono, “A Motion Estimation Processor for MPEG2 Video Real Time Encoding at Wide Search Range,” in Proceedings IEEE Custom Integrated Circuits Conference, 1995, pp. 405–408.Google Scholar
- 14.J.F. Shen, L.G. Chen, H.C. Chang, and T.C. Wang, “Low Power Full-Search Block-Matching Motion Estimation Chip for h.263+,” in Proceedings IEEE International Symposium on Circuits and Systems ISCAS 1999, vol. 4, May/June, 1999, pp. 299–302.Google Scholar
- 16.M. Miyama, O. Tooyama, N. Takamatsu, K. Nakamura, A. Kato, J. Miyakoshi, K. Hashimoto, S. Komatsu, M. Yagi, M. Morimoto, K. Taki, and M. Yoshimoto, “An Ultra Low Power, Real-Time MPEG2 MP@HL Motion Estimation Processor Core with SIMD Datapath Architecture Optimized for Gradient Descent Search Algorithm,” in Proceedings IEEE Custom Integrated Circuits Conference, 2002, pp. 167–170.Google Scholar
- 18.M. Sayed and W. Badawy, A New Class of Computational RAM Architectures for Real-Time MPEG-4 Applications, in Proceedings 3rd IEEE International Workshop on System-on-Chip for Real Time Applications IWSOC, June/July, 2003, pp. 328–332.Google Scholar