Springer Nature is making SARS-CoV-2 and COVID-19 research free. View research | View latest news | Sign up for updates

Embedded Processor Validation Environment Using a Cycle-Accurate Retargetable Instruction-Set Simulator

  • 26 Accesses

Abstract

In the advent of System-on-Chip (SoC) technology, validation scope is further expanded from a single core to the system. Modules are also substituted by application specific instruction-set processors (ASIP) in order to raise abstraction level of systems from signals to instructions. As embedded processors are diversified according to their specific application, they suffer from an increasing number of irregular constraints and architectural idiosyncrasies. They also have control paths of pipeline which shows quite complicated timing. In order to alleviate these design complexities, validation must take retargetability and cycle-accuracy into consideration. We have thus proposed efficient embedded processor validation environment (EPVE) using a cycle-accurate retargetable instruction-set simulator (CARISS) as a reference model. The designed CARISS is based on an architecture description language (ADL), which provides improved retargetability for instruction-set machines. It also uses a scheduling method which can capture complex processor behavior more accurately than the ones used by the previous ADLs. We have applied the proposed EPVE for the 32bit embedded processors and investigated effectiveness of our approach by analyzing statistics on detected errors.

This is a preview of subscription content, log in to check access.

References

  1. 1.

    Sangyeun Cho, Sanghyun Park, Sangwoo Kim, Yongchun Kim, Seh-Woong Jeong, Bong-Young Chung, Hyung-Lae Roh, Chang-Ho Lee, Hoon-Mo Yang, Sung-Ho Kwak, and Moon-Key Lee. CalmRISCTM-32: A 32-BIT LOW-POWER MCU CORE. IEEE Proceeding of AP-ASIC2000, Korea, Aug. 2000

  2. 2.

    Ta-Chung Chang. A Biased Random Instruction Generation Environment for Architectural Verification of Pipelined Processor. Jernal of Electronic Testing, 2000.

  3. 3.

    G. Hadjiyiannis, S. Hanono, and S. Devadas. ISDL: An instruction set description language for retargetability. Proc. of DAC, June 1997.

  4. 4.

    A. Halambi et al. Expression: A Language for Architecture Exploration through Compiler/Simulator Retargetability. Proc. DATE’99, Munich, Germany, Mar. 1999.

  5. 5.

    Changho Lee, Hoon-Mo Yang, et al., Efficient random vector verification method for an embedded 32bit RISC Core. Proc. of AP-ASIC’2000, Cheju, Korea, Aug. 2000, pp. 291–294.

  6. 6.

    C. Pixley, N. Strader, W. Bruce, J. Park, et al. Commercial Design Verification Methodology and Tools. In Proc IEEE Int. Test Conf., 1996, pp. 839–848.

  7. 7.

    Preeti Ranjan Panda, SystemC–-A modeling platform supporting multiple design abstractions. In Proc Int. Symposium on Systems Synthesis, Canada, 2001, Vol. 14, pp. 75–80.

  8. 8.

    W. Qin and S. Malik. Architecture Description Languages for Retargetable Compilation in the Compiler Design Handbook: Optimizations & Machine Code Generation. pp. 21–22, Y. N. Srikant and Priti Shankar, eds., CRC Press, 2002.

  9. 9.

    V. Z. et al., LISA–-machine description language and generic machine model for HW/SW co-design. In IEEE Workshop on VLSI Signal Processing, 1996.

Download references

Author information

Correspondence to Hoonmo Yang.

Rights and permissions

Reprints and Permissions

About this article

Cite this article

Yang, H., Lee, M. Embedded Processor Validation Environment Using a Cycle-Accurate Retargetable Instruction-Set Simulator. J Supercomput 33, 19–32 (2005). https://doi.org/10.1007/s11227-005-0218-y

Download citation

Keywords

  • validation
  • cycle-accurate
  • retargetable
  • instruction-set simulator
  • architecture description language (ADL)
  • system-on-chip (SoC)