Reliable Computing

, Volume 12, Issue 3, pp 225–237 | Cite as

Hardware Support for Interval Arithmetic



A hardware unit for interval arithmetic (including division by an interval that contains zero) is described in this paper. After a brief introduction an instruction set for interval arithmetic is defined which is attractive from the mathematical point of view. These instructions consist of the basic arithmetic operations and comparisons for intervals including the relevant lattice operations. To enable high speed, the case selections for interval multiplication (9 cases) and interval division (14 cases) are done in hardware. The lower bound of the result is computed with rounding downwards and the upper bound with rounding upwards by parallel units simultaneously. The rounding mode must be an integral part of the arithmetic operation. Also the basic comparisons for intervals together with the corresponding lattice operations and the result selection in more complicated cases of multiplication and division are done in hardware. There they are executed by parallel units simultaneously. The circuits described in this paper show that with modest additional hardware costs interval arithmetic can be made almost as fast as simple floating-point arithmetic.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Akkas, A.: A Combined Interval and Floating-Point Comparator/Selector, in: IEEE 13th Inter-national Conference on Application-Specific Systems, Architectures and Processors, San Jose, 2002, pp. 208–217.Google Scholar
  2. 2.
    Akkas, A.: Instruction Set Enhancements for Reliable Computations, Ph.D. Dissertation, Lehigh University, 2002.Google Scholar
  3. 3.
    Chiriaev, D. and Walster, G. W.: Interval Arithmetic Specification, 1998, Scholar
  4. 4.
    Kolla, R., Vodopivec, A., and Wolff von Gudenberg, J.: The IAX Architecture-Interval Arithmetic Extension, Report No. 225, Institut für Informatik, Universität Wuerzburg, 1999.Google Scholar
  5. 5.
    Kulisch, U.: Advanced Arithmetic for the Digital Computer—Design of Arithmetic Units, Springer-Verlag, Wien, New York, 2002.Google Scholar
  6. 6.
    Kulisch, U.: Grundlagen des numerischen Rechnens-Mathematische Begrndung der Rechnerarithmetik, Bibiographisches Institut, Mannheim, Wien, Zuerich, 1976.Google Scholar
  7. 7.
    Kulisch, U.: Interval Arithmetic Revisited, published in [5] and [8].Google Scholar
  8. 8.
    Kulisch, U. W., Lohner, R., and Facius, A. (eds): Perspectives on Enclosure Methods, Springer-Verlag, Wien, New York, 2001.Google Scholar
  9. 9.
    Kulisch, U. and Miranker, W. L.: Computer Arithmetic in Theory and Practice, Academic Press, 1981.Google Scholar
  10. 10.
    Schulte, M. J. and Swartzlander, E. E. Jr.: A Family of Variable-Precision, Interval Arithmetic Processor, IEEE Transactions on Computers 49 (5) (2000), pp. 387–398.CrossRefGoogle Scholar
  11. 11.
    Stine, J. E.: Design Issues for Accurate and Reliable Arithmetic, Ph.D. Dissertation, Lehigh University, 2001.Google Scholar
  12. 12.
    Stine, J. E. and Schulte, M. J.: A Case for Interval Hardware on Superscalar Processors, in: Scientific Computing, Validated Numerics, and Interval Methods, Kluwer Academic Publishers, 2001, pp. 53–68.Google Scholar
  13. 13.
    Stine, J. E. and Schulte, M. J.: ACombined Interval and Floating Point Multiplier, in: Proceedings of the 8th Great Lakes Symposium on VLSI, Lafayette, 1998, pp. 208–213.Google Scholar
  14. 14.
    Wolff von Gudenberg, J.: Hardware Support for Interval Arithmetic, in: Scientific Computing and Validated Numerics, Proceedings of the International Symposium on Scientific Computing, Computer Arithmetic and Validated Numerics-SCAN'95, Kluwer Academic Publishers, 1996.Google Scholar

Copyright information

© Springer Science + Business Media, Inc. 2006

Authors and Affiliations

  1. 1.Universität KaiserslauternKaiserslauternGermany
  2. 2.Universität KarlsruheKarlsruheGermany

Personalised recommendations