Investigation on the formation technique of SiGe Fin for the high mobility channel FinFET device

  • Zhiqian Zhao
  • Xiaohong Cheng
  • Yongliang LiEmail author
  • Ying Zan
  • Haoyan Liu
  • Guilei Wang
  • Anyan Du
  • Junjie Li
  • Qingzhu Zhang
  • Gaobo Xu
  • Xueli Ma
  • Xiaolei Wang
  • Hong Yang
  • Jing XuEmail author
  • Jun Luo
  • JunFeng Li
  • Huaxiang Yin
  • Wenwu WangEmail author


In this work, SiGe Fin formation technique using shallow trench isolation (STI) first or STI last strategy for the high mobility channel FinFET device is systematically investigated. A 20 nm width and 35 nm height high crystalline quality of the Si0.7Ge0.3 Fin formation for STI first scheme is demonstrated by utilizing a new developed Si Fin etching, Si Fin recess and SiGe selective epitaxial growth process. For the STI last strategy, a novel chemical mechanical planarization (CMP) treated three-layer SiGe strain relaxed buffer (SRB) is successfully fabricated and a 50 nm high crystal quality and atomically smooth surface Si0.5Ge0.5 layer on this SRB is attained. Moreover, a spike annealing is employed to avoid the Si0.5Ge0.5 Fin oxidation during STI densification with an acceptable STI etching rate. However, both a spike annealing and a lower temperature of traditional furnace at 850 °C or 750 °C suffer micro-trench issue during the Fin reveal process. Therefore, a new developed process, named as STI recess first, is developed to resolve both thermal instability and micro-trench issue at the same time. A minor Si0.5Ge0.5 Fin loss with a sharp Si0.7Ge0.3 SRB/Si0.5Ge0.5 interfaces for STI last scheme is realized by utilizing this new developed STI recess first process.



This work is supported in part by CAS Pioneer Hundred Talents Program, in part by the National Key Project of Science and Technology of China (Grant No. 2017ZX02315001-002), and in part by the Foundation of President of the Institute of Microelectronics, Chinese Academy of Sciences (Grant No. Y9SR02X001).


  1. 1.
    L. Witters, H. Arimura, F. Sebaai, A. Hikavyy, A.P. Milenin, R. Loo et al., Strained germanium gate-all-around pMOS device demonstration using selective wire release etch prior to replacement metal gate deposition. IEEE Trans. Electron. Dev. 64(11), 4587 (2017)CrossRefGoogle Scholar
  2. 2.
    H. Mertens, R. Ritzenthaler, H. Arimura, J. Franco, F. Sebaai, A. Hikavyy, et al., Si-cap-free SiGe p-Channel FinFETs and Gate-All-Around Transistors in a Replacement Metal Gate Process: Interface Trap Density Reduction and Performance Improvement by High-Pressure Deuterium Anneal, in VLSI Technology (2015) Symposium on, pp. T142–T143Google Scholar
  3. 3.
    M.L. Huang, S.W. Chang, M.K. Chen, Y. Oniki, H.C. Chen, C.H. Lin, et al., High performance In0.53Ga0.47As FinFETs fabricated on 300 mm Si substrate, in Proceedings of IEEE Symposium on VLSI Technology (2016), pp. 1–2Google Scholar
  4. 4.
    D. Guo, G. Karve, G. Tsutsui, K.-Y. Lim, R. Robison, T. Hook, et al., FINFET Technology Featuring High Mobility SiGe Channel for 10 nm and Beyond, in Proceedings of Symposium on VLSI Technology (2016), pp. 1–2Google Scholar
  5. 5.
    L. Witters, J. Mitard, R. Loo, S. Demuynck, S.A. Chew, T. Schram, et al., Strained germanium quantum well p-FinFETs fabricated on 45 nm Fin pitch using replacement channel, replacement metal gate and germanide-free local interconnect, in Symposium on VLSI Technology (2015), pp. T56–T57Google Scholar
  6. 6.
    L. Witters, J. Mitard, R. Loo, G. Eneman, H. Mertens, D.P. Brunco, et al., Strained Germanium Quantum Well pMOS FinFETs Fabricated on in situ Phosphorus-Doped SiGe Strain Relaxed Buffer Layers Using a Replacement Fin Process, in IEEE International Electron Devices Meeting (2013). pp. 534-537Google Scholar
  7. 7.
    J. Mitard, L. Witters, R. Loo, S.H. Lee, J.W. Sun, J. Franco, et al., 15 nm-WFIN High-Performance Low-Defectivity Strained-Germanium pFinFETs With Low Temperature STI-Last Process, in Proceedings of Symposium on VLSI Technology (2014), pp. 1–2Google Scholar
  8. 8.
    A.V. de Oliveira, E. Simoen, P.G. Der Agopian, J.A. Martino, J. Mitard, et al., Impact of the low temperature operation on long channel strained Ge pFinFETs fabricated with STI first and last processes, in IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (2016), pp. 1-3Google Scholar
  9. 9.
    R. Pillarisetty, B. Chu-Kung, S. Corcoran, G. Dewey, J. Kavalieros, H. Kennel, et al., High mobility strained germanium quantum well field effect transistor as the p-channel device option for low power (Vcc = 0.5 V) III–V CMOS architecture, in IEEE International Electron Devices Meeting (2010). pp. 150–153Google Scholar
  10. 10.
    M. Myronov, X.-C. Liu, A. Dobbie, D.R. Leadley, Control of epilayer thickness during epitaxial growth of high Ge content strained Ge/SiGe multilayers by RP-CVD. J. Cryst. Growth. 318(1), 337 (2011)CrossRefGoogle Scholar
  11. 11.
    Z. Zhao, Y. Li, S. Gu, Q. Zhang, G. Wang, J. Li et al., High crystal quality strained Si0.5Ge0.5 layer with a thickness of up to 50 nm grown on the three-layer SiGe strain relaxed buffer. Mater. Sci. Semicond. Process. 99, 159 (2019)CrossRefGoogle Scholar
  12. 12.
    R. Loo, A.Y. Hikavyy, L. Witters, A. Schulze, H. Arimura, D. Cott et al., Processing technologies for advanced Ge devices electronic materials and processing. ECS J. Solid State Sci. Technol. 6(1), 14 (2017)CrossRefGoogle Scholar
  13. 13.
    Z. Zhao, Y. Li, G. Wang, A. Du, S. Gu, Y. Li et al., A novel three-layer graded SiGe strain relaxed bufer for the high crystal quality and strained Si0.5Ge0.5 layer epitaxial grown. J. Mater. Sci.: Mater. Electron. 30(15), 14130 (2019)Google Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2019

Authors and Affiliations

  1. 1.Integrated Circuit Advanced Process Center, Institute of MicroelectronicsChinese Academy of ScienceBeijingPeople’s Republic of China
  2. 2.University of Chinese Academy of Sciences (UCAS)BeijingPeople’s Republic of China

Personalised recommendations