Advertisement

Journal of Electronic Testing

, Volume 31, Issue 5–6, pp 503–523 | Cite as

A Test-Ordering Based Temperature-Cycling Acceleration Technique for 3D Stacked ICs

  • Nima AghaeeEmail author
  • Zebo Peng
  • Petru Eles
Article

Abstract

In a modern three-dimensional integrated circuit (3D IC), vertically stacked dies are interconnected using through silicon vias. 3D ICs are subject to undesirable temperature-cycling phenomena such as through silicon via protrusion as well as void formation and growth. These cycling effects that occur during early life result in opens, resistive opens, and stress induced carrier mobility reduction. Consequently these early-life failures lead to products that fail shortly after the start of their use. Artificially-accelerated temperature cycling, before the manufacturing test, helps to detect such early-life failures that are otherwise undetectable. A test-ordering based temperature-cycling acceleration technique is introduced in this paper that integrates a temperature-cycling acceleration procedure with pre-, mid-, and post-bond tests for 3D ICs. Moreover, it reduces the need for costly temperature chamber based temperature-cycling acceleration methods. All these result in a reduction in the overall test costs. The proposed method is a test-ordering and schedule based solution that enforces the required temperature cycling effect and simultaneously performs the tests whenever appropriate. Experimental results demonstrate the efficiency of the proposed technique.

Keywords

Temperature cycling test Test scheduling Test ordering 3D stacked IC 

References

  1. 1.
    Aghaee N, Peng Z, Eles P (2013) Temperature-gradient based test scheduling for 3D stacked ICs. Proc. 20th IEEE Int. Conf. Electron. Circuits Syst. pp 405–408Google Scholar
  2. 2.
    Aghaee N, Peng Z, Eles P (2013) Process-variation and temperature aware SoC test scheduling technique. J Electron Test Theory Applic. 29:499–520Google Scholar
  3. 3.
    Aghaee N, Peng Z, Eles P (2014) An efficient temperature-gradient based burn-in technique for 3D stacked ICs. Proc. Des. Autom. Test Eur. Google Scholar
  4. 4.
    Aghaee N, Peng Z, Eles P (2015) Temperature-gradient-based burn-in and test scheduling for 3-D Stacked ICs. IEEE Trans Very Large Scale Integr VLSI SystGoogle Scholar
  5. 5.
    Aghaee N, Peng Z, Eles P (2015) An integrated temperature-cycling acceleration and test technique for 3D stacked ICs. Proc. 20th Asia S. Pac. Des. Autom. Conf. pp 526–531Google Scholar
  6. 6.
    Aghaee N, Zhiyuan He, Zebo Peng, Eles P (2010) Temperature-aware SoC test scheduling considering inter-chip process variation. Proc. 19th IEEE Asian Test Symp. pp 395–398Google Scholar
  7. 7.
    Bahukudumbi S, Chakrabarty K (2008) Test-pattern ordering for wafer-level test during burn-in. Proc. 26th IEEE VLSI Test Symp. pp 193–198Google Scholar
  8. 8.
    Bahukudumbi S, Chakrabarty K (2009) Power management using test-pattern ordering for wafer-level test during burn-in. IEEE Trans Very Large Scale Integr VLSI Syst 17:1730–1741CrossRefGoogle Scholar
  9. 9.
    Bonhomme Y, Girard P, Landrault C, Pravossoudovitch S (2002) Test power: a big issue in large SOC designs. Proc. 1st IEEE Int. Workshop Electron. Des. Test Appl. pp 447–449Google Scholar
  10. 10.
    Calimera A, Macii E, Ravotto D, Sanchez E, Sonza Reorda M (2010) Generating power-hungry test programs for power-aware validation of pipelined processors. Proc. 23rd ACM Symp. Integr. Circuits Syst. Des. pp 61–66Google Scholar
  11. 11.
    Chakravarty S, Dabholkar VP (1994) Two techniques for minimizing power dissipation in scan circuits during test application. Proc. 3rd IEEE Asian Test Symp. pp 324–329Google Scholar
  12. 12.
    Coskun AK, Ayala JL, Atienza D, Rosing TS, Leblebici Y (2009) Dynamic thermal management in 3D multicore architectures. Proc. Des Autom Test Eur Conf Exhib pp 1410–1415Google Scholar
  13. 13.
    Dabholkar V, Chakravarty S, Pomeranz I, Reddy S (1998) Techniques for minimizing power dissipation in scan and combinational circuits during test application. IEEE Trans Comput Aided Des Integr Circuits Syst 17:1325–1333CrossRefGoogle Scholar
  14. 14.
    Flores P, Costa J, Neto H, Monteiro J, Marques-Silva J (1999) Assignment and reordering of incompletely specified pattern sequences targeting minimum power dissipation. Proc. 12th Int. Conf. VLSI Des. pp  37–41Google Scholar
  15. 15.
    Girard P, Landrault C, Pravossoudovitch S, Severac D (1997) Reduction of power consumption during test application by test vector ordering [VLSI circuits]. Electron Lett 33:1752–1754CrossRefGoogle Scholar
  16. 16.
    He Z, Peng Z, Eles P (2008) Simulation-driven thermal-safe test time minimization for System-on-Chip. Proc. 17th IEEE Asian Test Symp. pp 283–288Google Scholar
  17. 17.
    He Z, Peng Z, Eles P (2010) Multi-temperature testing for core-based system-on-chip. Proc. Des Autom Test Eur. pp 208–213Google Scholar
  18. 18.
    Held M, Jacob P, Nicoletti G, Scacco P, Poech M-H (1997) Fast power cycling test of IGBT modules in traction application. Proc. Int. Conf. Power Electron. Drive Syst. pp 425–430Google Scholar
  19. 19.
    Huang W, Stan MR, Skadron K, Sankaranarayanan K, Ghosh S, Velusam S (2004) Compact thermal modeling for temperature-aware design. Proc. 41st ACM Annu. Des. Autom. Conf. pp 878–883Google Scholar
  20. 20.
    IEEE SA - P1838 - Standard for test access architecture for three-dimensional stacked integrated circuits. http://standards.ieee.org/develop/project/1838.html
  21. 21.
    Jedec (2009) Temperature cycling. Jedec solid state technology association, http://www.jedec.org/standards-documents/docs/jesd-22-a104d
  22. 22.
    Jedec (2010) Failure mechanisms and models for semiconductor devices. http://www.jedec.org/standards-documents/docs/jep-122e
  23. 23.
    Kumar P, Dutta I, Bakir MS (2012) Interfacial effects during thermal cycling of Cu-filled through-silicon vias (TSV). J Electron Mater 41:322–335CrossRefGoogle Scholar
  24. 24.
    Lin T-M, Mead CA (1984) Signal delay in general RC networks. IEEE Trans Comput Aided Des Integr Circuits Syst 3:331–349CrossRefGoogle Scholar
  25. 25.
    Matsuishi M, Endo T (1968) Fatigue of metals subjected to varying stress. Jpn Soc Mech Eng Fukuoka Jpn 37–40Google Scholar
  26. 26.
    Meng J, Kawakami K, Coskun AK (2012) Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints. Proc. 49th ACM Annu. Des. Autom. Conf. pp 648–655Google Scholar
  27. 27.
    Mil (2004) Temperature cycling (MIL-STD-883; Method 1010). In: DLA Land Marit. MilSpecs Draw. http://www.landandmaritime.dla.mil/programs/milspec/ListDocs.aspx?BasicDoc=MIL-STD-883
  28. 28.
    Millican SK, Saluja KK (2012) Linear programming formulations for thermal-aware test scheduling of 3d-stacked integrated circuits. Proc. 21st IEEE Asian Test Symp. pp 37–42Google Scholar
  29. 29.
    Millican SK, Saluja KK (2014) A test partitioning technique for scheduling tests for thermally constrained 3D integrated circuits. Proc. 27th Int. Conf. VLSI Des. pp 20–25Google Scholar
  30. 30.
    Musallam M, Johnson CM (2012) An efficient implementation of the rainflow counting algorithm for life consumption estimation. IEEE Trans Reliab 61:978–986CrossRefGoogle Scholar
  31. 31.
    Okoro C, Lau JW, Golshany F, Hummler K, Obeng YS (2014) A detailed failure analysis examination of the effect of thermal cycling on Cu TSV reliability. IEEE Trans Electron Devices 61:15–22CrossRefGoogle Scholar
  32. 32.
    Poli R, Kennedy J, Blackwell T (2007) Particle swarm optimization. Swarm Intell 1:33–57CrossRefGoogle Scholar
  33. 33.
    Rosinger PM, Al-Hashimi BM, Nicolici N (2002) Power profile manipulation: a new approach for reducing test application time under power constraints. IEEE Trans Comput Aided Des Integr Circuits Syst 21:1217–1225CrossRefGoogle Scholar
  34. 34.
    Tudu JT, Larsson E, Singh V, Agrawal VD (2009) On minimization of peak power for scan circuit during test. Proc. 14th IEEE Eur. Test Symp. pp 25–30Google Scholar
  35. 35.
    Vinay NS, Rawat I, Larsson E, Gaur MS, Singh V (2010) Thermal aware test scheduling for stacked multi-chip-modules. Proc. IEEE East-West Des. Test Symp. pp 343–349Google Scholar
  36. 36.
    Yao C, Saluja KK, Ramanathan P (2011) Temperature dependent test scheduling for multi-core system-on-chip. Proc. 20th IEEE Asian Test Symp. pp 27–32Google Scholar
  37. 37.
    Yao C, Saluja KK, Ramanathan P (2011) Thermal-aware test scheduling using on-chip temperature sensors. Proc. 24th Int. Conf. VLSI Des. pp 376–381Google Scholar
  38. 38.
    Zhang D, Hummler K, Smith L, Lu JJ-Q (2013) Backside TSV protrusion induced by thermal shock and thermal cycling. Proc. 63rd IEEE Electron. Compon. Technol. Conf. pp 1407–1413Google Scholar
  39. 39.
    Zorian Y (1993) A distributed BIST control scheme for complex VLSI devices. Proc. 11th IEEE Annu. VLSI Test Symp. pp 4–9Google Scholar

Copyright information

© Springer Science+Business Media New York 2015

Authors and Affiliations

  1. 1.Embedded Systems Laboratory (ESLAB), Department of Computer and Information ScienceLinkoping UniversityLinkopingSweden

Personalised recommendations