Journal of Electronic Testing

, Volume 29, Issue 4, pp 499–520 | Cite as

Process-Variation and Temperature Aware SoC Test Scheduling Technique

Article

Abstract

High temperature and process variation are undesirable phenomena affecting modern Systems-on-Chip (SoC). High temperature is a well-known issue, in particular during test, and should be taken care of in the test process. Modern SoCs are affected by large process variation and therefore experience large and time-variant temperature deviations. A traditional test schedule which ignores these deviations will be suboptimal in terms of speed or thermal-safety. This paper presents an adaptive test scheduling method which acts in response to the temperature deviations in order to improve the test speed and thermal safety. The method consists of an offline phase and an online phase. In the offline phase a schedule tree is constructed and in the online phase the appropriate path in the schedule tree is traversed based on temperature sensor readings. The proposed technique is designed to keep the online phase very simple by shifting the complexity into the offline phase. In order to efficiently produce high-quality schedules, an optimization heuristic which utilizes a dedicated thermal simulation is developed. Experiments are performed on a number of SoCs including the ITC’02 benchmarks and the experimental results demonstrate that the proposed technique significantly improves the cost of the test in comparison with the best existing test scheduling method.

Keywords

SoC test scheduling Adaptive test Temperature awareness Process variation Thermal simulation 

References

  1. 1.
    Aghaee N, Peng Z, Eles P (2011) Adaptive temperature-aware SoC test scheduling considering process variation. Digit syst des, pp 197–204Google Scholar
  2. 2.
    Aghaee N, Peng Z, Eles P (2011) Process-variation and temperature aware soc test scheduling using particle swarm optimization. Int des and test, pp 1–6Google Scholar
  3. 3.
    Aghaee N, He Z, Peng Z, Eles P (2010) Temperature-aware SoC test scheduling considering inter-chip process variation. Asian test symposium, pp 395–398Google Scholar
  4. 4.
    Bonhomme Y, Girard P, Landrault C, Pravossoudovitch S (2002) Test power: a big issue in large SOC designs. Electron des, test, and appl, pp 447–449Google Scholar
  5. 5.
    Chandran U, Zhao D (2009) Thermal driven test access routing in hyper-interconnected three-dimensional System-on-Chip. Defect and fault toler in VLSI syst, pp 410–418Google Scholar
  6. 6.
    Clabes JG et al (2004) Design and implementation of the POWER5 microprocessor. Des autom conf, pp 670–672Google Scholar
  7. 7.
    Cheng K-T, Dey S, Rodgers M, Roy K (2000) Test challenges for deep sub-micron technologies. Des autom conf, pp 142–149Google Scholar
  8. 8.
    Choi JH, Murthy J, Roy K (2007) The effect of process variation on device temperature in finFET circuits. Comput-aided des, pp 747–751Google Scholar
  9. 9.
    He Z, Peng Z, Eles P (2010) Multi-temperature testing for core-based system-on-chip. Des, autom and test in Eur, pp 208–213Google Scholar
  10. 10.
    He Z, Peng Z, Eles P (2009) Thermal-aware test scheduling for core-based SoC in an Abort-on-First-Fail test environment. Digit syst des, pp 239–246Google Scholar
  11. 11.
    He Z, Peng Z, Eles P (2008) Simulation-driven thermal-safe test time minimization for System-on-Chip. Asian test symposium, pp 283–288Google Scholar
  12. 12.
    He Z, Peng Z, Eles P, Rosinger P, Al-Hashimi BM (2008) Thermal-aware SoC test scheduling with test set partitioning and interleaving. J Electron Testing 24(1–3):247–257CrossRefGoogle Scholar
  13. 13.
    Higham NJ (2005) The scaling and squaring method for the matrix exponential revisited. SIAM J Matrix Anal Appl 26(4):1179–1193MathSciNetCrossRefMATHGoogle Scholar
  14. 14.
    Huang W, Stan MR, Skadron K, Sankaranarayanan K, Ghosh S, Velusamy S (2004) Compact thermal modeling for temperature-aware design. Des autom conf, pp 878–883Google Scholar
  15. 15.
  16. 16.
    Liao WP, He L, Lepak KM (2005) Temperature and supply voltage aware performance and power modeling at microarchitecture level. IEEE Trans Comput Aided Design 24(7):1042–1053CrossRefGoogle Scholar
  17. 17.
    Marinissen EJ, Iyengar V, Chakrabarty K (2002) A Set of Benchmarks for Modular Testing of SOCs. Int test conf, pp 519–528Google Scholar
  18. 18.
    Nebel W, Mermet J (1997) Low power design in deep submicron electronics. Kluwer, DordrechtCrossRefGoogle Scholar
  19. 19.
    Oppenheim AV, Willsky AS, Nawab SH (1996) Signals and systems, 2nd edn. Prentice-Hall, Upper Saddle RiverGoogle Scholar
  20. 20.
    Poli R, Kennedy J, Blackwell T (2007) Particle swarm optimization, an overview. Swarm Intell 1(1):33–57CrossRefGoogle Scholar
  21. 21.
    Press WH, Teukolsky SA, Vetterling WT, Flannery BP (2002) Numerical recipes in C: the art of scientific computing, 2nd edn. Cambridge University Press, New YorkGoogle Scholar
  22. 22.
    Samii S, Selkala M, Larsson E, Chakrabarty K, Peng Z (2008) Cycle-accurate test power modeling and its application to SoC test architecture design and scheduling. IEEE Trans Comput Aided Des Integr Circuits Syst 27(5):973–977CrossRefGoogle Scholar
  23. 23.
    Yang Y, Gu Z, Zhu C, Dick RP, Shang L (2007) ISAC: integrated space-and-time-adaptive chip-package thermal analysis. IEEE Trans Comput Aided Des Integr Circuits Syst 26(1):86–99CrossRefGoogle Scholar
  24. 24.
    Yao C, Saluja KK, Ramanathan P (2011) Thermal-aware test scheduling using on-chip temperature sensors. VLSI des, pp 376–381Google Scholar
  25. 25.
    Yao C, Saluja KK, Ramanathan P (2011) Temperature dependent test scheduling for multi-core system-on-chip. Asian test symposium, pp 27–32Google Scholar
  26. 26.
    Yao C, Saluja KK, Ramanathan P (2009) Partition based SoC test scheduling with thermal and power constraints under deep submicron technologies. Asian test symposium, pp 281–286Google Scholar
  27. 27.
    Yu TE, Yoneda T, Chakrabarty K, Fujiwara H (2009) Test infrastructure design for core-based system-on-chip under cycle-accurate thermal constraints. Asia and s pac des autom conf, pp 793–798Google Scholar
  28. 28.
    Zorian YA (1993) Distributed BIST control scheme for complex VLSI devices. VLSI test symposium, pp 4–9Google Scholar

Copyright information

© Springer Science+Business Media New York 2013

Authors and Affiliations

  1. 1.Embedded Systems Laboratory (ESLAB), Department of Computer and Information ScienceLinkoping UniversityLinkopingSweden

Personalised recommendations