Journal of Electronic Testing

, Volume 23, Issue 6, pp 497–512 | Cite as

Built-In Self-Test of Field Programmable Analog Arrays based on Transient Response Analysis

  • T. R. Balen
  • J. V. Calvano
  • M. S. Lubaszewski
  • M. Renovell
Article

Abstract

In this work a strategy for testing analog networks, known as Transient Response Analysis Method, is applied to test the Configurable Analog Blocks (CABs) of Field Programmable Analog Arrays (FPAAs). In this method the Circuit Under Test (CUT) is programmed to implement first and second order blocks and the transient response of these blocks to known input stimuli is analyzed. Taking advantage of the inherent programmability of the FPAAs, a BIST-based scheme is used in order to obtain an error signal representing the difference between fault-free and faulty CABs. Two FPAAs from different manufacturers and distinct architectures are considered as CUT. For one of the devices there is no detailed information about its structural implementation. For this reason, a functional fault model based on high-level parameters of the transfer function of the programmed blocks is adopted, and then, the relationship between these parameters and CAB component deviations is investigated. The other considered device allows a structural programming in which the designer can directly modify the values of programmable components. This way, faults can be injected by modifying the values of these components in order to emulate a defective behavior. Therefore, it is possible to estimate the fault coverage and test application time of the proposed functional test method when applied to both considered devices.

Keywords

FPAA Analog built-in self-test Transient response analysis 

References

  1. 1.
    Allen P, Holberg D (1994) CMOS Analog circuit design. Holt-Rinehart and Winston, New YorkGoogle Scholar
  2. 2.
    Anadigm Company (2002) Anadigm designer IP module manual, http://www.anadigm.com
  3. 3.
    Anadigm Company (2003) Anadigm AN221E04 datasheet, http://www.anadigm.com
  4. 4.
    Balen T, Andrade Jr A, Azaïs F, Lubaszewski M, Renovell M (2004) Testing the configurable analog blocks of field programmable analog arrays. In: Proc. Int. Test Conf., pp 893–902Google Scholar
  5. 5.
    Calvano JV, Alves VC, Lubaszewski MS (1999) Fault detection in systems with 2nd order dynamics using transient analysis. In: Proc. XII symposium on integrated circuits and systems design, pp110–114Google Scholar
  6. 6.
    Calvano JV, Alves VC, Lubaszewski MS (2000) Fault detection methodology and BIST method for 2nd order Butterworth, Chebyshev and Bessel filter approximations. In: Proc. 18th VLSI test symposium, pp 319–324Google Scholar
  7. 7.
    ispPAC Handbook (2000) Programmable analog circuits. Lattice Semiconductor CorporationGoogle Scholar
  8. 8.
    Ogata K (1982) Modern control egineering. Prentice HallGoogle Scholar
  9. 9.
    Pereira GV, Andrade Jr A, Balen TR, Lubaszewski MS, Azaïs F, Renovell M (2005) Testing the interconnect networks and I/O resources of field programmable analog arrays. In: Proc. 23rd IEEE VLSI test symposium, pg. 389–394Google Scholar
  10. 10.
    Wang H, Kilkarni S, Tragoudas S (2004) On-line testing field programmable analog arrays circuits. In: Proc. Int. Test Conf., pp 1340–1348Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2007

Authors and Affiliations

  • T. R. Balen
    • 1
  • J. V. Calvano
    • 2
  • M. S. Lubaszewski
    • 1
  • M. Renovell
    • 3
  1. 1.Departamento de Engenharia ElétricaUniversidade Federal do Rio Grande do SulPorto AlegreBrazil
  2. 2.Instituto de Pesquisas da Marinha do BrasilRio de JaneiroBrazil
  3. 3.LIRMM-Université de Montpellier IIMontpelierFrance

Personalised recommendations