Generation of Primary Input Blocking Pattern for Power Minimization during Scan Testing
In this paper we propose a new approach to generate a primary input blocking pattern for applying to the primary inputs during shift cycle such that the switching activity occurred in the combinational part of the circuit under test can be suppressed as much as possible. The primary input blocking technique suppresses transitions of gates in the combinational part during scan by assigning controlling values to one of the gates' inputs. However, simultaneously assigning controlling values to the gates may result in conflicts in the setting of binary values on the primary inputs. Instead of the heuristics based on fanout in other approaches, we use the impact function which is based on transition density to determine the priorities of the gates to be blocked. Experiments performed on the ISCAS 89 benchmark circuits show that the proposed approach can always produce better results than the existing approaches.
Keywordsfull scan low power testing transition density switching activity during test clique
Unable to display preview. Download preview PDF.
- 3.S. Gerstendorfer and H.J. Wunderlich, “Minimized Power Consumption For Scan-Based BIST,” Proc. IEEE Int'l. Test Conf., pp. 77–84, 1999.Google Scholar
- 5.P. Girard, C. Landrault, S. Pravossoudovitch, and D. Severac, “Reducing Power Consumption During Test Application by Test Vector Ordering,” Proc. IEEE Int'l. Symp. Circuits and Systems, part II, pp. 296–299, 1998.Google Scholar
- 7.N. Jha and S. Gupta, Testing of Digital Systems, Cambridge: Cambridge University Press, 2003.Google Scholar
- 9.S. Wang and S.K. Gupta, “ATPG for Heat Dissipation Minimization During Test Application,” Proc. IEEE Int'l. Conf., pp. 250–258, October 1994.Google Scholar
- 10.S. Wang and S.K. Gupta, “ATPG for Heat Dissipation Minimization During Scan Testing,” Proc. 34th ACM/IEEE Design Automation Conf., July 1997, pp. 614–619.Google Scholar
- 12.L. Whetsel, “Adapting Scan Architectures For Low Power Operation,” Proc. IEEE Int'l. Test Conf., pp. 863–872, 2000.Google Scholar
- 13.Y. Zorian, “A Distributed BIST Control Scheme for Complex VLSI Devices,” Proc. 11th IEEE VLSI Test Symp., pp. 4–9, 1993.Google Scholar