Journal of Electronic Testing

, Volume 23, Issue 1, pp 75–84 | Cite as

Generation of Primary Input Blocking Pattern for Power Minimization during Scan Testing

  • Wang-Dauh Tseng


In this paper we propose a new approach to generate a primary input blocking pattern for applying to the primary inputs during shift cycle such that the switching activity occurred in the combinational part of the circuit under test can be suppressed as much as possible. The primary input blocking technique suppresses transitions of gates in the combinational part during scan by assigning controlling values to one of the gates' inputs. However, simultaneously assigning controlling values to the gates may result in conflicts in the setting of binary values on the primary inputs. Instead of the heuristics based on fanout in other approaches, we use the impact function which is based on transition density to determine the priorities of the gates to be blocked. Experiments performed on the ISCAS 89 benchmark circuits show that the proposed approach can always produce better results than the existing approaches.


full scan low power testing transition density switching activity during test clique 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    R. Boppana and M.M. Halldorsson, “Approximating Maximum Independent Sets by Excluding Subgraphs,” BIT Numerical Mathematics, vol. 32, no. 2, pp. 180–196, June 1992.zbMATHCrossRefMathSciNetGoogle Scholar
  2. 2.
    V. Dabholkar, S. Chakravarty, I. Pomeranz, and S. Reddy, “Techniques For Minimizing Power Dissipation in Scan and Combinational Circuits During Test Application,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 17, pp. 1325–1333, December 1998.CrossRefGoogle Scholar
  3. 3.
    S. Gerstendorfer and H.J. Wunderlich, “Minimized Power Consumption For Scan-Based BIST,” Proc. IEEE Int'l. Test Conf., pp. 77–84, 1999.Google Scholar
  4. 4.
    P. Girard, “Survey of Low-Power Testing of VLSI Circuits,” IEEE Des. Test Comput., vol. 17, issue. 3, pp. 80–90, May 2002.MathSciNetGoogle Scholar
  5. 5.
    P. Girard, C. Landrault, S. Pravossoudovitch, and D. Severac, “Reducing Power Consumption During Test Application by Test Vector Ordering,” Proc. IEEE Int'l. Symp. Circuits and Systems, part II, pp. 296–299, 1998.Google Scholar
  6. 6.
    T. Huang and K. Lee, “Reduction of Power Consumption in Scan-Based Circuits During Test Application by an Input Control Technique,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 20, pp. 911–917, July 2001.CrossRefGoogle Scholar
  7. 7.
    N. Jha and S. Gupta, Testing of Digital Systems, Cambridge: Cambridge University Press, 2003.Google Scholar
  8. 8.
    N. Nicolici, B.M. Al-Hashimi, and A.C. Williams, “Minimisation of power dissipation during test application in full-scan sequential circuits using primary input freezing,” IEE Proc., Comput. Digit. Tech., vol. 147, pp.313–322, September 2002.CrossRefGoogle Scholar
  9. 9.
    S. Wang and S.K. Gupta, “ATPG for Heat Dissipation Minimization During Test Application,” Proc. IEEE Int'l. Conf., pp. 250–258, October 1994.Google Scholar
  10. 10.
    S. Wang and S.K. Gupta, “ATPG for Heat Dissipation Minimization During Scan Testing,” Proc. 34th ACM/IEEE Design Automation Conf., July 1997, pp. 614–619.Google Scholar
  11. 11.
    S. Wang and S.K. Gupta, “DS-LFSR: A BIST TPG For Low Switching Activity,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 21, pp. 842–851, July 2002.CrossRefGoogle Scholar
  12. 12.
    L. Whetsel, “Adapting Scan Architectures For Low Power Operation,” Proc. IEEE Int'l. Test Conf., pp. 863–872, 2000.Google Scholar
  13. 13.
    Y. Zorian, “A Distributed BIST Control Scheme for Complex VLSI Devices,” Proc. 11th IEEE VLSI Test Symp., pp. 4–9, 1993.Google Scholar

Copyright information

© Springer Science + Business Media, LLC 2007

Authors and Affiliations

  1. 1.Department of Computer Science & EngineeringYuan Ze UniversityChung-liRepublic of China

Personalised recommendations