Electrostatically doped drain junctionless transistor for low-power applications
Junctionless transistors (JLT) are a promising alternative to address the stringent junction requirements in conventional transistors. However, JLTs are plagued by high OFF-state leakage current attributed to the band-to-band tunneling at the channel–drain interface. This leakage current is often referred to as gate-induced drain leakage (GIDL). In this paper, we propose an effective technique to suppress GIDL in JLTs. We use the charge plasma concept to realize an electrostatically doped drain (EDD) separated from the channel by an intermediate intrinsic region. Therefore, the proposed EDD–JLT is an n+–n+–i–n+ structure that widens the tunnel barrier at the gate–drain interface in the OFF-state (VGS = 0 V, VDS = 1 V) and offers significant reduction in leakage current. We compare, using 2D TCAD device simulations, the EDD–JLT with the conventional JLT in terms of various digital and analog performance metrics. We observe that EDD–JLTs of gate length 20 nm offer a significant reduction in IOFF (~ 4 orders) while substantially improving ION/IOFF ratio (~ 4 orders) as compared to conventional JLTs. To study the scalability of the proposed technique, the device thickness and gate length were scaled down to 5 nm. We observe that even for scaled-down structure, EDD–JLTs retain their performance benefit. We observe that the analog performance metrics such as intrinsic gain (GmRo), transconductance generation factor (Gm/ID), output conductance (GD), channel length modulation, and drain-induced barrier lowering of EDD–JLTs are also significantly improved as compared to conventional JLTs.
KeywordsJunctionless transistor Charge plasma Dopingless Band-to-band tunneling Leakage current
This work was carried out under the project of “Visvesvaraya PhD Scheme for Electronics and IT” at Aligarh Muslim University, by Media Lab Asia (A Section 25 Company of Department of Electronics and Information Technology, Ministry of Communications and Information Technology, Govt. of India). The revised Implementation Order No. is “PhD-MLA/4(39)/2015-16/Dated 30.05.2016.” The authors are also thankful to the UGC of India for DSA-I grant and Start-Up grant.
- 15.Atlas User’s Manual (2013) Silvaco, Santa Clara, CA, USAGoogle Scholar
- 20.Razavieh, A., Deng, Y., Zeitzoff, P., Na, M.H., Frougier, J., Karve, G., Brown, D.E., Yamashita, T, Nowak, E.J.: Effective drive current in scaled FinFET and NSFET CMOS inverters. In: 76th Device Research Conference (DRC) no. June 2018, 230–231 (2018). doi: https://doi.org/10.1109/drc.2018.8442220