Journal of Computational Electronics

, Volume 16, Issue 2, pp 459–472 | Cite as

Novel 8-bit reversible full adder/subtractor using a QCA reversible gate

  • Moein Kianpour
  • Reza Sabbaghi-NadooshanEmail author


Conventional digital circuits consume a considerable amount of energy. If bits of information remain during logical operations, power consumption decreases considerably because the data bits in reversible computations are not lost. The types of reversible gate used in quantum computations are quantum-dot cellular automata (QCA), nuclear magnetic resonance, and optical computations. QCA systems offer low power consumption, high density, section regularity and support new devices designed for nanotechnology. A QCA-based reversible gate has minimal delay, complexity and considering the potential quality of a QCA pipeline, computes at maximum speed. The present study designed a novel \(3 \times 3\) reversible gate that is universal and testable. A reversible logic gate is also designed based on the majority gate in the QCA and as a QCA reversible (QR) gate. A new 8-bit reversible full adder/subtractor based on the QR gate in QCA with a minimum number of cells and area combines both designs for implementation of a reversible full adder/subtractor in QCA. The performance of these gates was compared with testable Fredkin and Toffoli gates and improved performance of logic functions in terms of complexity and delay over those of the Fredkin and Toffoli gates.


Adder/subtractor Defect Fault tolerant Majority gate Quantum-dot cellular automata (QCA) Reversible gate 


  1. 1.
    Lent, C.S., Tougaw, P.D., Porod, W., Bernstein, G.H.: Quantum cellular automata. Nanotechnology 4(1), 49–57 (1993)CrossRefGoogle Scholar
  2. 2.
    Lent, C.S., Tougaw, P.D.: A device architecture for computing with quantum dots. Proc. IEEE 85(4), 541–557 (1997)CrossRefGoogle Scholar
  3. 3.
    Bennett, C.H.: Logical reversibility of computation. IBM J. Res. Dev. 17(6), 525–532 (1973)MathSciNetCrossRefzbMATHGoogle Scholar
  4. 4.
    Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5(3), 183–191 (1961)MathSciNetCrossRefzbMATHGoogle Scholar
  5. 5.
    Lent, C.S., Liu, M., Lu, Y.: Bennett clocking of quantum dot cellular automata and the limits to binary logic scaling. J. Comput. Electron. 17(16), 4240–4251 (2006)Google Scholar
  6. 6.
    Huang, J., Momenzadeh, M., Lombardi, F.: On the tolerance to manufacturing defects in molecular QCA tiles for processing-by-wire. J. Electron. Test. Theory Appl. 23(2), 163–174 (2007)CrossRefGoogle Scholar
  7. 7.
    Ma, X., Huang, J., Metra, C., Lombardi, F.: Reversible gates and testability of one dimensional arrays of molecular QCA. J. Electron. Test. Theory Appl. 24(1), 297–311 (2008)CrossRefGoogle Scholar
  8. 8.
    Ma, X., Huang, J., Metra, C., Lombardi, F.: Detecting multiple faults in one-dimensional arrays of reversible QCA gates. J. Electron. Test. Theory Appl. 25(1), 39–54 (2009)CrossRefGoogle Scholar
  9. 9.
    Thapliyal, H., Ranganathan, N.: Reversible logic-based concurrently testable latches for molecular QCA. IEEE Trans. Nanotechnol. 9(1), 62–69 (2010)CrossRefGoogle Scholar
  10. 10.
    Vasudevan, D.P., Lala, P.K., Di, J., Parkerson, J.P.: Reversible-logic design with online testability. IEEE Trans. Instrum. Meas. 55(2), 406–414 (2006)CrossRefGoogle Scholar
  11. 11.
    Bhanja, S., Ottavi, M., Lombardi, F., Pontarelli, S.: QCA circuits for robust coplanar crossing. J. Electron. Test. Theory Appl. 23(2), 193–210 (2007)CrossRefGoogle Scholar
  12. 12.
    Frank, M.P.: Reversibility for efficient computing. Ph.D. dissertation, Dept. Elect. Eng. Comput. Sci., Mass. Inst. Technol., Cambridge, pp. 391–405 (1999)Google Scholar
  13. 13.
    Sen, B., Sahu, Y., Mukherjee, R., Nath, R.K., Sikdar, B.K.: On the reliability of majority logic structure in quantum-dot cellular automata. Microelectron. J. 47(1), 7–18 (2016)CrossRefGoogle Scholar
  14. 14.
    Liu, M., Lent, C.S.: High-speed metallic quantum-dot cellular automata. In: Proceedings of 3rd IEEE Conf. Nanotechnol. (IEEE-NANO), vol. 2, pp. 465–468 (2003)Google Scholar
  15. 15.
    Bhattacharjee, P., Das, K., De, M., De, D.: SPICE modeling and analysis for metal island ternary QCA logic device. In: Information Systems Design and Intelligent Applications (Advances in Intelligent Systems and Computing), vol. 339. Springer, West Bengal, pp. 33–41 (2015)Google Scholar
  16. 16.
    Mitic, M., et al.: Demonstration of a silicon-based quantum cellular automata cell. Appl. Phys. Lett. 89(1), 013503-1–013503-3 (2006)CrossRefGoogle Scholar
  17. 17.
    Agrawal, P., Ghosh, B.: Innovative design methodologies in quantum dot cellular automata. Int. J. Circuit Theory Appl. 43(2), 253–262 (2015)CrossRefGoogle Scholar
  18. 18.
    Pulimeno, A., Graziano, M., Sanginario, A., Cauda, V., Demarchi, D., Piccinini, G.: Bis-ferrocene molecular QCA wire: ab initio simulations of fabrication driven fault tolerance. IEEE Trans. Nanotechnol. 12(4), 498–507 (2013)CrossRefGoogle Scholar
  19. 19.
    Awais, M., Vacca, M., Graziano, M., Roch, M.R., Masera, G.: Quantum dot cellular automata check node implementation for LDPC decoders. IEEE Trans. Nanotechnol. 12(3), 368–377 (2013)CrossRefGoogle Scholar
  20. 20.
    Vacca, M., Graziano, M., Zamboni, M.: Majority voter full characterization for nanomagnet logic circuits. IEEE Trans. Nanotechnol. 11(5), 940–947 (2012)CrossRefGoogle Scholar
  21. 21.
    Alam, M.T., et al.: Clocking scheme for nanomagnet QCA. In: Proceedings of 7th IEEE Conf. Nanotechnol., pp. 403–408 (2007)Google Scholar
  22. 22.
    Pradhan, N., Das, K., De, D.: Diverse clocking strategy in MQCA. In: Proceedings of 1st Int. Conf. Recent Adv. Inf. Technol., pp. 771–775 (2012)Google Scholar
  23. 23.
    Graziano, M., Vacca, M., Chiolerio, A., Zamboni, M.: A NCL-HDL snake-clock-based magnetic QCA architecture. IEEE Trans. Nanotechnol. 10(5), 1141–1149 (2011)CrossRefGoogle Scholar
  24. 24.
    Dysart, T.J.: Modeling of electrostatic QCA wires. IEEE Trans. Nanotechnol. 12(4), 553–560 (2013)CrossRefGoogle Scholar
  25. 25.
    Kianpour, M., Sabbaghi-Nadooshan, R.: A novel quantum-dot cellular automata CLB of FPGA. J. Comput. Electron. 13(3), 709–725 (2014)CrossRefzbMATHGoogle Scholar
  26. 26.
    Choi, M., Choi, M.: Scalability of globally asynchronous QCA (quantum-dot cellular automata) adder design. J. Electron. Test. Theory Appl. 24(1), 313–320 (2008)CrossRefGoogle Scholar
  27. 27.
    Kianpour, M., Sabbaghi-Nadooshan, R.: A conventional design for CLB implementation of a FPGA in quantum-dot cellular automata (QCA). In: 2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), pp. 36–42. Amsterdam, The Netherlands (2012)Google Scholar
  28. 28.
    Lombardi, F., Huang, J., Ma, X., Momenzadeh, M., Ottavi, M., Schiano, L., Vankamamidi, V.: Design and Test of Digital Circuits by Quantum-Dot Cellular Automata. Artech House, Norwood (2008)Google Scholar
  29. 29.
    Oya, T., Asai, T., Fukui, T., Amemiya, Y.: A majority-logic device using an irreversible single-electron box. IEEE Trans. Nanotechnol. 2(1), 15–22 (2003)CrossRefGoogle Scholar
  30. 30.
    Cho, H., Swartzlander, E.E.: Adder and multiplier design in quantum-dot cellular automata. IEEE Trans. Comput. 58(6), 721–727 (2009)MathSciNetCrossRefGoogle Scholar
  31. 31.
    Lu, Y., Liu, M., Lent, C.: Molecular quantum-dot cellular automata: from molecular structure. J. Appl. Phys. 102(3), 034311:1–034311:7 (2007)Google Scholar
  32. 32.
    Lu, Y., Liu, M., Lent, C.: Molecular electronics—from structure to circuit dynamics. In: Proceedings of 6th IEEE Conf. Nanotechnol., pp. 62–65 (2006)Google Scholar
  33. 33.
    Fredkin, E., Toffoli, T.: Conservative logic. Int. J. Theor. Phys. 21(3), 219–253 (1982)MathSciNetCrossRefzbMATHGoogle Scholar
  34. 34.
    Maslov, D., Dueck, G.W., Miller, D.M.: Synthesis of Fredkin–Toffoli reversible networks. IEEE Trans. VLSI 13(6), 765–769 (2005)CrossRefGoogle Scholar
  35. 35.
    Sabbaghi-Nadooshan, R., Kianpour, M.: A novel QCA implementation of MUX-based universal shift register. J. Comput. Electron. 13(1), 198–210 (2014)CrossRefzbMATHGoogle Scholar
  36. 36.
    Crocker, M., Hu, X.S., Niemier, M.: Defects and faults in QCA-based PLAs. ACM J. Emerg. Technol. Comput. Syst. 5(2), 8:1–8:27 (2009)CrossRefGoogle Scholar
  37. 37.
    Dai, J., Wang, L., Lombardi, F.: An information-theoretic analysis of quantum-dot cellular automata for defect tolerance. ACM J. Emerg. Technol. Comput. Syst. 6(3), 9:1–9:19 (2010)CrossRefGoogle Scholar
  38. 38.
    Islam, S., Rahman, M.M., Begum, Z., Hafiz, M.Z.: Realization of a novel fault tolerant reversible full adder circuit in nanotechnology. Int. Arab J. Inf. Technol. 7(3), 317–323 (2010)Google Scholar
  39. 39.
    Ma, X., Huang, J., Lombardi, F.: A model for computing and energy dissipation of molecular QCA devices and circuits. ACM J. Emerg. Technol. Comput. Syst. 3(4), 18:1–18:30 (2008)CrossRefGoogle Scholar
  40. 40.
    Mohammadi, M., Haghparast, M., Eshghi, M., Navi, K.: Minimization and optimization of reversible BCD-full adder/subtractor using genetic algorithm and don’t care concept. Int. J. Quantum Inf. 7(5), 969–989 (2009)CrossRefzbMATHGoogle Scholar
  41. 41.
    Zhang, R., Walus, K., Wang, W., Jullien, G.A.: A method of majority logic reduction for quantum cellular automata. IEEE Trans. Nanotechnol. 3(4), 443–450 (2004)CrossRefGoogle Scholar
  42. 42.
    Amlani, I., Orlov, A.O., Bernstein, G.H., Lent, C.S., Snider, G.L.: Realization of a functional cell for quantum-dot cellular automata. Science 277(5328), 928–930 (1997)CrossRefGoogle Scholar
  43. 43.
    Tang, R., Zhang, F., Kim, Y.B.: Quantum-dot cellular automata SPICE macro model. In: Proceedings of the 15th ACM Great Lakes symposium on VLSI—GLSVSLI, pp. 108–111 (2005)Google Scholar
  44. 44.
    Walus, K., Dysart, T.J., Jullien, G.A., Budiman, A.R.: QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata. IEEE Trans. Nanotechnol. 3(1), 26–31 (2004)Google Scholar
  45. 45.
    Kianpour, M., Sabbaghi-Nadooshan, R., Navi, K.: A novel design of 8-bit adder/subtractor by quantum-dot cellular automata. J. Comput. Syst. Sci. 80(7), 1404–1414 (2014)MathSciNetCrossRefzbMATHGoogle Scholar

Copyright information

© Springer Science+Business Media New York 2017

Authors and Affiliations

  1. 1.Young Researchers and Elite ClubIslamic Azad University, Central Tehran BranchTehranIran
  2. 2.Electrical Engineering DepartmentIslamic Azad University, Central Tehran BranchPounakIran

Personalised recommendations