International Journal of Parallel Programming

, Volume 36, Issue 1, pp 114–139 | Cite as

QoS-supported On-chip Communication for Multi-processors

Article

We present a Quality of Service (QoS)-supported on-chip communication that increases the shared communication resources for multi-processor systems on chip. Time-critical embedded systems require tight guaranteed services in terms of throughput, latency etc. in order to comply to hard real-time constraints. Typically, guaranteed-service schemes require dedicated/reserved resources (i.e. links) for communication and thus suffer from low resource utilization. So improving the bandwidth utilization by using the unused bandwidth among the other competing transactions in a fair fashion is an important issue. To the best of our knowledge, we are presenting the first approach for on-chip communication that provides a high resource utilization under a transaction-specific, flexible communication scheme. It provides tight time-related guarantees through our bounded arbitration scheme considering the lower and the upper bounds for each type of transactions. We demonstrate its advantages by means of a complete MPEG4 video decoder case study analysis and achieve under certain constraints a bandwidth utilization of up to 100% and 97% on average with a guaranteed 100% bandwidth. Thus, we provide an on-chip communication scheme that provides high bandwidth utilization while providing tight guarantee.

Keywords

Networks on chips multi-processor arbitration quality of services service class 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    R. Ho, K. Mai and M. Horowitz, The Future of Wires, Proceedings of the IEEE, Vol. 89, pp. 490–504 (April 2001).Google Scholar
  2. 2.
    W. Dally and B. Towles, Route Packets, Not Wires: On-chip Interconnection Networks, Proceedings of the Design, Automation Conf. (DAC’01), pp. 684–689, (June 2001).Google Scholar
  3. 3.
    P. Guerrier and A. Greiner, A Generic Architecture for On-Chip Packet Switched Interconnections, Proceedings of the Design, Automation and Test in Europe conf. (DATE), pp. 250–256 (March 2000).Google Scholar
  4. 4.
    P. Wielage and K. Goossens, Networks on Silicon: Blessing or Nightmare?, Proceedings of the Euromicro Symposium on Digital Systems Design (DSD), pp. 196 (2002).Google Scholar
  5. 5.
    U. Y. Ogras, J. Hu, and R. Marculescu, Key Research Problems in NoC Design: A Holistic Perspective, Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign And System Synthesis, pp. 69–74 (September 2005).Google Scholar
  6. 6.
    A. Jantsch and H. Tenhunen (Eds), Networks-on-Chip, Kluwer (2003).Google Scholar
  7. 7.
    J. Henkel, W. Wolf, and S. Chakradhar, On-Chip Networks: A Scalable Communication-Centric Embedded System Design Paradigm, Int. Conf. VLSI Design, pp. 845 (2004).Google Scholar
  8. 8.
    E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander, Trade-offs in the Design of a Router with both Guaranteed and Best-effort Services for Networks on-Chip, Proceedings of the Design, Automation and Test in Europe Conf. (DATE) (March 2003).Google Scholar
  9. 9.
    M. Dall’Osso, G. Biccari, L. Giovannini, D. Bertozzi, and L. Benini, Xpipes: A Latency Insensitive Parameterized Network-on-Chip Architecture for Multi- Processor SoCs, ICCD, pp. 536–539 (2003).Google Scholar
  10. 10.
    I. Saastamoinen, D.Siguenza-Tortosa, and J. Nurmi, Interconnect IP Node For Future System-on-Chip Designs, Proceedings of The First IEEE International Workshop on Electronic Design, Test and Applications, pp. 116–120 (January 2002).Google Scholar
  11. 11.
    Benini L., De Micheli G. (2002). Networks on Chips: A New SoC Paradigm. Proceedings of IEEE Computer 35(1): 70–78Google Scholar
  12. 12.
    Goossens K., Dielissen J., Radulescu A. (Sept-Oct 2005). Æthereal Network on Chip: Concepts, Architectures, and Implementations. IEEE Design and Test of Computers 22: 414–421Google Scholar
  13. 13.
    E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, QNoC: QoS Architecture and Design Process for Network on Chip, Special issue on Networks on Chip, The Journal of Systems Architecture, 105–128 (December 2003).Google Scholar
  14. 14.
    Harmanci M.D., Escudero N.P., Leblebici Y., Ienne P. (2005). Quantitative Modelling and Comparison of Communication Schemes to Guarantee Quality-of-Service in Networks-on-Chip. International Symposium on Low Power Electronics and Design. 2: 1782–1785Google Scholar
  15. 15.
    M. D. Harmanci, N. P. Escudero, Y. Leblebici, and P. Ienne, Providing QoS to Connection-less Packet-switched NoC by Implementing DiffServ Functionalities, International Symposium on System-on-Chip, pp. 37–40 (2004).Google Scholar
  16. 16.
    N. Kavaldjiev, Gerard J. M. Smit, and Pierre G. Jansen, A Virtual Channel Router for On-chip Networks, Proceedings of the IEEE International SOC Conference, pp. 289–293 (September 2004).Google Scholar
  17. 17.
    N. Kavaldjiev, Gerard J. M. Smit, Pierre G. Jansen, and Pascal T. Wolkotte, A Virtual Channel Network-on-Chip for GT and BE Traffic, Proceedings of the International Symposium on VLSI (ISVLSI’06), pp. 211–216 (March 2006).Google Scholar
  18. 18.
    M. A. Al Faruque, G. Weiss, and J. Henkel, Bounded Arbitration Algorithm for QoS-Supported On-Chip Communication, Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/software Codesign and System Synthesis, pp. 76–81 (October 2006).Google Scholar
  19. 19.
    http://www.xvid.org/.Google Scholar
  20. 20.
    J. Duato, L. Ni, and S. Yalamanchili, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers (2002).Google Scholar
  21. 21.
    L. M. Ni and P. K. McKinley, A Survey of Wormhole Routing Techniques in Direct Networks, IEEE Computer, 62–75, (February 1993).Google Scholar
  22. 22.
    OCP, International Partnership. http://www.ocpip.org/ (August 2006).Google Scholar
  23. 23.
    http://www.prodesigncad.com.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2007

Authors and Affiliations

  1. 1.Computer Science DepartmentUniversity of KarlsruheKarlsruheGermany

Personalised recommendations