Achieving Structural and Composable Modeling of Complex Systems

  • David I. August
  • Sharad Malik
  • Li-Shiuan Peh
  • Vijay Pai
  • Manish Vachharajani
  • Paul Willmann

Abstract

This paper describes a recently released, structural and composable modeling system called the Liberty Simulation Environment (LSE). LSE automatically constructs simulators from system descriptions that closely resemble the structure of hardware at the chosen level of abstraction. Component-based reuse features allow an extremely diverse range of complex models to be built easily from a core set of component libraries. This paper also describes the makeup and initial experience with a set of such libraries currently undergoing refinement. With LSE and these soon-to-be-released component libraries, students will be able to learn about systems in a more intuitive fashion, researchers will be able to collaborate with each other more easily, and developers will be able to rapidly and meaningfully explore novel design candidates.

Keywords

Structural simulation liberty simulation environment 

Reference

  1. 1.
    Desikan.R., Burger.D., Keckler S.W. (July 2001). Measuring Experimental Error in Microprocessor Simulation, Proceedings of the 28th International Symposium on Computer Architecture.Google Scholar
  2. 2.
    Cain H.W., Lepak K.M., Schwartz B.A., Lipasti M.H. (February 2002). Precise and Accurate Processor Simulation, Proceedings of the Fifth Workshop on Computer Architecture Evaluation using Commercial Workloads.Google Scholar
  3. 3.
    Gibson.J., Kunz.R., Ofelt.D., Horowitz M., Hennessy.J., and Heinrich.M. (November 2000). FLASH vs. (Simulated) FLASH: Closing the Simulation Loop, Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). pp. 49–58.Google Scholar
  4. 4.
    Pai V.S., Ranganathan.P., Adve S.V. (August 1997). RSIM Reference Manual, Version 1.0. Electrical and Computer Engineering Department, Rice Univ ersity, technical Report 9705.Google Scholar
  5. 5.
    Hughes, C.J., Pai, V.S., Ranganathan, P., Adve, S.V. February 2002Rsim: Simulating Shared-Memory Multiprocessors with ILP ProcessorsIEEE Computer.354049Google Scholar
  6. 6.
    Burger D., Austin T.M. (June 1997). The SimpleScalar Tool Set Version 2.0. Technical Report 97-1342, Department of Computer Science, University of Wisconsin-Madison.Google Scholar
  7. 7.
    Önder S., Gupta R. (May 1998). Automatic Generation of Microarchitecture Simulators, Proceedings of the IEEE International Conference on Computer Languages. pp. 80–89.Google Scholar
  8. 8.
    Pees.S., Hoffmann.A., Živojnović V., Meyr.H. (1999). LISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures, Proceedings of the ACM/IEEE Design Automation Conference (DAC). pp. 933–938Google Scholar
  9. 9.
    Siska.C. (December 1998). A Processor Description Language Supporting Retargetable Multi-Pipeline DSP Program Development Tools, Proceedings of the 11th International Symposium on System Synthesis (ISSS).Google Scholar
  10. 10.
    Halambi.A., Grun.P., Ganesh.V., Khare.A., Dutt.N., Nicolau.A. (March 1999). EXPRESSION: A Language for Architecture Exploration Through Compiler/Simulator Retargetability, Proceedings of the European Conference on Design, Automation and Test (DATE).Google Scholar
  11. 11.
    Buck, J., Ha, S., Lee, E.A., Messerschmitt, D.G. 1994Ptolemy: A Framework for Simulating and Prototyping Heterogeneous SystemsInternational Journal in Computer Simulation4155182Google Scholar
  12. 12.
    Open SystemC Initiative (OSCI). (2001). Functional Specification for SystemC 2.0, URL http: //www.systemc.org,http://www.systemc.org.Google Scholar
  13. 13.
    Emer, J., Ahuja, P., Borch, E., Klauser, A., Luk, C.-K., Manne, S., Mukherjee, S.S., Patil, H., Wallace, S., Binkert, N., Espasa, R., Juan, T. February 2002Asim: A Performance Model FrameworkIEEE Computer.0018-91626876Google Scholar
  14. 14.
    Mishra P., Dutt N., Nicolau A. (October 2001). Functional Abstraction Driven Design Space Exploration of Heterogeneous Programmable Architectures, Proceedings of the International Symposium on System Synthesis (ISSS). pp. 256–261, URL citeseer.nj.nec.com/506348.html.Google Scholar
  15. 15.
    Vachharajani M., Vachharajani N., Penry D.A., Blome J.A., August D.I. (November 2002). Microarchitectural Exploration with Liberty, Proceedings of the 35th International Symposium on Microarchitecture. pp. 271–282.Google Scholar
  16. 16.
    Vachharajani, M. November 2004Microarchitectural Modeling for Design-space Exploration. Ph.D. thesisDepartment of Electrical Engineering, Princeton UniversityPrinceton, NJ USAGoogle Scholar
  17. 17.
    Wang H.-S., Zhu X., Peh L.-S., Malik S. (November 2002). Orion: A Power-Performance Simulator of Interconnection Networks, Proceedings of the 35th International Symposium on Microarchitecture.Google Scholar
  18. 18.
    Murthy P. (1997) Modeling and Design of Reactive Systems, presentation. URL: http://ptolemy.eecs.berkeley.edu/presentations/97/rasspfinal.pdf.Google Scholar
  19. 19.
    Lee E.A., Sangiovanni-Vincentelli A. (1996). Comparing Models of Computation, Proceedings of ICCAD.Google Scholar
  20. 20.
    Girault, A., Lee, B., Lee, E.A. June 1999Hierarchical Finite State Machines with Multiple Concurrency ModelsIEEE Transactions on Computer Aided Design of Integrated Circuits and Systems18742760Google Scholar
  21. 21.
    Penry D., August D.I. (June 2003). Optimizations for a Simulator Construction System Supporting Reusable Components, Proceedings of the 40th Design Automation Conference.Google Scholar
  22. 22.
    Eisley N., Peh L.-S. (September 2004). High-Level Power Analysis of On-Chip Netowrks, Proceedings of 7th International Conference on Compilers, Architectures and Synthesis for Embedded Systems.Google Scholar
  23. 23.
    Beckmann B.M., Wood D. (December 2003). Transmission Line Caches, Proceedings of the International Symposium on Microarchitecture. pp. 43-55.Google Scholar
  24. 24.
    Ye T.T., Benini L., Micheli G.D. (March 2003). Packetized On-Chip Interconnect Communication Analysis for MPSoC, Proceedings of Design Automation and Test in Europe. pp. 344–349.Google Scholar
  25. 25.
    Wang H.-S., Peh L.-S., Malik.S. (February 2003). High-Level Power Analysis of On-Chip Netowrks, In IEEE Micro, Vol. 24, No. 1, (Best of Hot Interconnects 10).Google Scholar
  26. 26.
    Chen X., Peh L.-S., (August 2003). Leakage Power Modeling and Optimization of Interconnection Networks, Proceedings of the International Symposium on Low Power and Energy Design. pp. 90–95.Google Scholar
  27. 27.
    Shang L., Peh L.-S., Kumar A., Jha N.K. (December 2004). Thermal Modeling, Characterization and Optimization of On-Chip Networks, Proceedings of the 37th International Symposium on Microarchitecture.Google Scholar
  28. 28.
    Sorin D.J., Pai V.S., Adve S.V., Vernon M.K., Wood D.A. (June 1998). Analytic Evaluation of Shared-Memory Systems with ILP Processors, Proceedings of the 25th Annual International Symposium on Computer Architecture. pp. 380–391.Google Scholar
  29. 29.
    Crowley P., Fiuczynski M., Baer J.-L., Bershad B., (May 2000). Characterizing Processor Architectures for Programmable Network Interfaces, Proceedings of the 14th International Conference on Supercomputing. pp. 54–65.Google Scholar
  30. 30.
    Mackenzie K., Shi W., McDonald A., Ganev I. (2003). An Intel IXP1200-based Network Interface, Proceedings of the Second Workshop on Novel Uses of System Area Networks (SAN-2).Google Scholar
  31. 31.
    Willmann P., Brogioli M., Pai V.S. (July 2004). Spinach: A Liberty-based Simulator for Programmable Network Interface Architectures, Proceedings of the ACM SIG-PLAN/SIGBED 2004 Conference on Languages, Compilers, and Tools for Embedded Systems. pp. 20–29, ACM Press.Google Scholar
  32. 32.
    Alteon Networks. (August 1997). Tigon/PCI Ethernet Controller, revision 1.04.Google Scholar
  33. 33.
    Alteon WebSysterns. (July 1999). Gigabit Ethernet/PCI Network Interface Card: Host/NIC Software Interface Definition, revision 12.4.13.Google Scholar

Copyright information

© Springer Science+Business Media, Inc. 2005

Authors and Affiliations

  • David I. August
    • 1
  • Sharad Malik
    • 2
  • Li-Shiuan Peh
    • 2
  • Vijay Pai
    • 3
  • Manish Vachharajani
    • 4
  • Paul Willmann
    • 5
  1. 1.Department of Computer SciencePrinceton UniversityPrincetonUSA
  2. 2.Department of Electrical Engineering, Engineering QuadranglePrinceton UniversityPrincetonUSA
  3. 3.School of Electrical and Computer EngineeringPurdue UniversityWest LafayetteUSA
  4. 4.Department of Electrical and Computer EngineeringUniversity of ColoradoBoulderUSA
  5. 5.Department of Electrical and Computer Engineering, MS 366Rice UniversityHoustonUSA

Personalised recommendations