A SystemC-only design methodology and the CINE-IP multimedia platform
The increasing complexity of modern System-on-Chip (SoC) platforms has revealed the need for methodologies that enable a rigorous engineering design process, based on a combination of Electronic System Level (ESL) description languages, and IP-core modeling and reuse. On the other hand, ESL modeling has faced designers with the same methodology problems encountered in the design of large computer programs. In this paper, we describe a SystemC-only IP-core design process, called IP PROCESS (IPP). IPP is inspired on two rigorous software engineering processes (RUP and XP), and on well-known hardware design standards (VSIA and RMM). The IPP Verification Methodology (IPV) is based on a careful refinement of the SystemC behavioral description towards RTL. Such approach enabled a continuous co-simulation against the behavioral reference model, while allowed for a SystemC-only environment. As a result, we have experienced a considerable reduction in design time and an improvement in early bug detection. The IPP process has been used by over 70 designers of the BrazilIP Network, a SystemC collaborative partnership, in the design of the Fenix system. An intermediate step in the Fenix design is a real-world multimedia platform called CINE-IP (demo available at http://www.brazilip.org.br/cine-ip), composed of MPEG4, MP3 decoders and an 8051 microcontroller. The application of the IPP methodology in the design of CINE-IP, and its impact in design productivity is thoroughly analyzed.
KeywordsA based on SystemC design methodology System design in SystemC Engineering design process Functional verification IP-core modeling FPGA prototyping Multimedia platform
- 1.Bhasker, J. A SystemC Primer, Star Galaxy Publishing, 2002.Google Scholar
- 2.Bergeron, J. Writing Testbenches: Functional Verification of HDL Models. 2nd edn., Kluwer Academic Publishers, 2003.Google Scholar
- 3.Chang, H. et al. Surviving the SoC Revolution: A Guide to Platform-based Design. Kluwer Academic Publishers, Massachusetts, 1999.Google Scholar
- 4.Drucker, L. Verification Library Speeds Transaction-Based Verification, D&R Industry Articles, EETimes, Feb. 2003.Google Scholar
- 5.Ferrandi, F., M. Rendini, and D. Sciuto. Functional Verification for SystemC Descriptions using Constraint Solving, Design, Automation and Test in Europe (DATE’02), 704, Paris, March 2002.Google Scholar
- 6.IRIS Case tool: Iris suite. http://www.osellus.com/, 2005.
- 7.Keating, M. and P. Bricaud. Reuse Methodology Manual for System-on-chip Design. Kluwer Academic Publishers, 2002.Google Scholar
- 8.Krutchen, P. The Rational Unified Process. Addison-Wesley, 1998.Google Scholar
- 9.Lima, M., F. Santos, J. Bione, T. Lins, and E. Barros. ipPROCESS: A Development Process for Soft IP-core with Prototyping in FPGA, Forum on Design Languages (FDL 2005), Swiss, Sept. 2005Google Scholar
- 10.Randjic, A., N. Ostapcuk, I.Soldo, P. Markovic, and V. Mujkovic. Complex ASICs Verification With SystemC, 23rd International Conference on Microelectronics, pp. 671–674, 2002.Google Scholar
- 11.Riccobene, E., P. Scandurra1, A. Rosti, and S. Bocchio. A SoC Design Methodology Involving a UML 2.0 Profile for SystemC, DATE, 2005.Google Scholar
- 12.Schattkowsky, T. UML 2.0—Overview and Perspectives in SoC Design, DATE, 2005.Google Scholar
- 13.McGrath, D. EE Times: Design News Unified Modeling Language gaining traction for SoC design, EETimes On Line, April 2005.Google Scholar
- 14.ModelSim, ModelSim Tutorial. Available at: http://www.model.com/support/documentation/PE/pdf/pe_tutor.pdf, 2005.
- 15.MPEG4 Document Standard, ISO-IEC, 14496, 2000.Google Scholar
- 16.MP3 standard, ISO/IEC 11172–3, 1993.Google Scholar
- 17.Nguyen, K.D., Z. Sun, P.S. Thiagarajan, and W. Wong. Model-driven SoC via Executable UML to SystemC, 25th IEEE Real-Time Systems Symposium (RTSS), 2004.Google Scholar
- 18.OCP-IP: Open Core Protocol International Partnership, 2006. Available at: http://www.ocpip.org.
- 19.The Open SystemC Initiative, 2006. See http://www.systemc.org.
- 20.80C51 8-bit Microcontroller Family Datasheet, Philips Semiconductor, Jan. 2002.Google Scholar
- 21.Rashinkar, P., P. Paterson, L. Singh. System-on-a-chip Verification: Methodology & Techniques. Kluwer Academic Publishers, Feb. 2001.Google Scholar
- 22.Regimbal at all, Automating Functional Coverage Analysis Based On An Executable Specification. In Proc. of the International Workshop on System-on-Chip for Real-Time Applications, Calgary, June 2003.Google Scholar
- 23.da Silva, K.R.G., E.U.K. Melcher, V.A. Pimenta, and G. Araujo. An Automatic Testbench Generation Tool for a SystemC Functional Verification Methodology, SBCCI, pp. 66–70, 2004.Google Scholar
- 24.Software Process Engineering Metamodel—SPEM, version 1.0, Object Management Group. Available at: http://www.omg.org, 2006.
- 25.SystemVerilog Language Reference Manual Version 3.1. Available at: http://www.systemverilog.org, 2006.
- 26.U2 Partners, OMG RFPs ad/00-90-01 and ad/00-09-02, Unified Modeling Language 2.0, Version 0.671, 2002.Google Scholar
- 27.Wagner, I., V. Bertacco, and T. Austin. StressTest: An Automatic Approach to Test Generation Via Activity Monitors, Design Automation Conference, 2005.Google Scholar
- 28.Verisity, A promising approach to overcome the verification gap of modern SoC designs, 2006. Available at: http://www.verisity.com/resources/whitepaper/soc_nec.html.
- 29.VSIA: Virtual Socket Interface Alliance, 1997. Available at: http://www.vsia.org.
- 30.eXtreme Programming, 2005. Available at: http://www.extremeprogramming.org, 2006.
- 31.Damasevicius, R. and V. Stuikys. Application of UML for hardware design based on design process model, 2004 conference on Asia South Pacific design automation, ASAP 2004, pp. 244–249, 2004Google Scholar
- 32.IP Process website, 2005: Available at: http://www.brazilip.org.br/ipprocess, 2005.