Advertisement

Cluster Computing

, Volume 21, Issue 1, pp 177–187 | Cite as

GALS implementation of randomly prioritized buffer-less routing architecture for 3D NoC

  • A. KarthikeyanEmail author
  • P. Senthil Kumar
Article

Abstract

Recently, there has been enormous attention given to the network on chip (NoC) because it is scalable compared to the communication bus. Three dimensional (3D) NoC is getting more popular due to the reduction of wire length with that off two dimensional NoC. The router in the NoC is provides communication between the different computational units. In this paper, a two-phase bundled-data handshake latch is used with an asynchronous router. The Mousetrap latch controller forms the basis of this asynchronous router. The major part of the arbiter is to schedule the packet, then deliver to its destination without any loss of the packet. This paper proposes a novel asynchronous 3D lottery routing algorithm which is based on arbitral mechanism. The Lottery routing algorithm distinguishes the different priorities of the input port and makes sure that it responses to the higher priority port. The proposed hardware is implemented using Cadence 180 nm technology. The result shows that the power reduction is about 17% and a slight increase in area and delay of about 2% with respect to synchronous 3D NoC.

Keywords

SoC NoC 3D NoC Scheduling algorithm Round robin algorithm Lottery algorithm 

References

  1. 1.
    Dally, W. J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of the 38th Design Automation Conference, pp. 684–689, Las Vegas, Nev, USA, June 2001Google Scholar
  2. 2.
    Benini, L., De Micheli, G.: Networks on chips: a new SoC paradigm. Computer 35(1), 70–78 (2002)CrossRefGoogle Scholar
  3. 3.
    Yaghini, P. M., Eghbal, A., Bagherzadeh, N.: A GALS router for asynchronous network-on-chip. In: Proceedings of International Workshop on Manycore Embedded Systems (MES ’14). ACM, New York, NY, USA. (2014). doi: 10.1145/2613908.2613918
  4. 4.
    Modular asynchronous network-on-chip: Application to GALS Systems Rapid Prototyping. In: Proceedings of IFIP TC 10, WG 10.5, 13th International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC 2005), Perth, Australia, Springer US, 17–19 Oct 2005. doi: 10.1007/978-0-387-73661-7_13
  5. 5.
    Plana, L.A., Clark, D., Davidson, S., Furber, S., Garside, J., Painkras, E., Pepper, J., Temple, S.: SpiNNaker: design and implementation of a GALS Multicore System-on-Chip. J. Emerg. Technol. Comput. Syst. 7, 18 (2011)CrossRefGoogle Scholar
  6. 6.
    Karthikeyan, A., Senthil Kumar, P.: Randomly prioritized buffer-less routing architecture for 3D Network on Chip. Comput. Elect. Eng. 59, 39–50 (2017). doi: 10.1016/j.compeleceng.2017.03.006 CrossRefGoogle Scholar
  7. 7.
    Moraes, F.G., Mello, A., Möller, L., Ost, L., Calazans, N.L.V.: A low area overhead packet-switched network on chip: architecture and prototyping. In: Proceedings of the IFIP/IEEE International Conference Very Large Scale Integration. (VLSI-SOC), pp. 318–323, Dec 2003Google Scholar
  8. 8.
    Beigne, E., Clermidy, F., Vivet, P., Clouard, A., Renaudin, M.: An asynchronous NOC architecture providing low latency service and its multi-level design framework. In: Proceedings of the 11th IEEE International Symposium Asynchronous Circuits System (ASYNC), pp. 54–63, Mar 2005Google Scholar
  9. 9.
    Dall’Osso, M., Biccari, G., Giovannini, L., Bertozzi, D., Benini, L: Xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs. In: Proceedings of the IEEE 30th International Conference Computer Design (ICCD), pp. 45–48, Sept 2012Google Scholar
  10. 10.
    Dobkin, R., Vishnyakov, V., Friedman, E., Ginosar, R.: An asynchronous router for multiple service levels networks on chip. In: Proceedings of the 11th IEEE International Symposium Asynchronus Circuits System (ASYNC), pp. 44–53, Mar 2005Google Scholar
  11. 11.
    Felicijan, T., Furber, S.B.: An asynchronous on-chip network router with quality-of-service (QoS) support. In: Proceedings of the IEEE International System-Chip Conference (SOCC), pp. 274–277, Sept 2004Google Scholar
  12. 12.
    Wolkotte, P.T., Smit, G.J.M., Rauwerda, G.K., Smit, L.T.: An energy-efficient reconfigurable circuit-switched network-on-chip. In: Proceedings of the 19th IEEE International Parallel Distributed Processing Symposium (IPDPS), p. 155a, Apr 2005Google Scholar
  13. 13.
    Wiklund, D., Liu, D.: SoCBUS: Switched network on chip for hard real time embedded systems. In: Proceedings of the International Parallel and Distributed Processing Symposium, p. 78a, Apr 2003Google Scholar
  14. 14.
    Modarressi, M., Sbazi-Azad, H., Arjomand, M.: A hybrid packetcircuit switched on-chip network based on SDM. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE), pp. 566–569, Apr 2009Google Scholar
  15. 15.
    Chen, C., Enachescu, M., Cotofana, S.D.: Enabling vertical wormhole switching in 3D NoC-Bus hybrid systems. In: Proceedings of the 2015 Design, Automation and Test in Europe Conference and Exhibition. Nebel, W. (ed.). Piscataway, NJ, USA: IEEE, pp. 507–5126, 2015Google Scholar
  16. 16.
    Kasapaki, E., Schoeberl, M., Sørensen, R.B.: Argo: a real-time network-on-chip architecture with an efficient GALS implementation. In: IEEE Transactions on VLSI Systems, vol. 24, Feb 2016Google Scholar
  17. 17.
    Indrusiak, L.S.: End-to-end schedulability tests for multiprocessor embedded systems based on networks-on-chip with priority-preemptive arbitration. J. Syst. Archit. 60(7), 553–561 (2014)CrossRefGoogle Scholar
  18. 18.
    Qian, Y., Lu, Z., Dou, Q.: QoS scheduling for NoCs: Strict priority queuing versus weighted round robin. In Proceedings of the IEEE International Conference of Computer Design (ICCD), pp. 52–59, Oct 2010Google Scholar
  19. 19.
    Wu, C., Li, Y., Chai, S., Yang, Z.: Lottery router: a customized arbitral priority NOC router. In: Proceedings of the IEEE International Conference on Computer Science and Software Engineering, 2008Google Scholar
  20. 20.
    Amde, M., Felicijan, T., Efthymiou, A., Edwards, D., Lavagno, L.: Asynchronous on-chip networks. IEEE Proc. Comp. Digit. Tech. 152(2), 273–285 (2005)CrossRefGoogle Scholar
  21. 21.
    Hauck, S.: Asynchronous design methodologies: an overview. Proc. IEEE 83(1), 69–93 (1995)CrossRefGoogle Scholar
  22. 22.
    Sparso, J., Furber, S.: Principles of Asynchronous Circuit Design: A Systems perspective. Kluwer Academic Publishers, London (2001)CrossRefGoogle Scholar
  23. 23.
    Pontes, J.J.H.; Moreira, M.T.; Moraes, F.G.; Calazans, N.L.V., Hermes, A.: An asynchronous NoC router with distributed routing. In: International Workshop on Power and Timing Modelling, Optimization and Simulation (PATMOS’10), LNCS, 6448, Grenoble, pp. 150–159, 2010Google Scholar
  24. 24.
    Chapiro, D.M.: Globally-asynchronous locally synchronous systems. PhD Thesis, Stanford University, 1984, p. 134Google Scholar
  25. 25.
    Gill, G., Attarde, S.S., Lacourba, G., Nowick, S.M.: A low-latency adaptive asynchronous interconnection network using Bi-Modal Router Nodes. In: Fifth ACM/IEEE International Symposium of Networks-on-Chip (NOCS’11), pp. 192–200, 2011Google Scholar
  26. 26.
    Gebhardt, D., You, J., Stevens, K. S.: Comparing Energy and Latency of synchronous and Synchronous NoCs for Embedded SoCs”. In: Fourth ACM/IEEE International Symposium of Networks-on-Chip (NOCS’10), pp. 115–122, 2010Google Scholar
  27. 27.
    Bjerregaard, T., Sparso, J.: A Router Architecture for Connection-Oriented Service Guarantees in the Mango Clockless Network-on-Chip. In: Design, Automation and Test in Europe Conference and Exhibition (DATE’05), pp. 1226–1231, 2005Google Scholar
  28. 28.
    Ansari, M.R., Khan, M.A.: Modified Quadrant-Based Routing Algorithm for 3D Torus Network-on-Chip Architecture. Elsevier, Amsterdam (2016)Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2017

Authors and Affiliations

  1. 1.Department of Electronics and Communication EngineeringVel Tech Multi Tech, Dr. Rangarajan Dr. Sakunthala Engineering CollegeChennaiIndia
  2. 2.Department of Information TechnologySKR Engineering CollegeChennaiIndia

Personalised recommendations