Design and optimization of CMOS glitch-free frequency-to-voltage converter for frequency-locked loop at GHz ranges

  • Dandan Zheng
  • Zhe Liu
  • Xiao-Peng YuEmail author
  • Kai Huang
Mixed Signal Letter


In this letter, a new frequency-to-voltage converter based on the capacitors charge redistribution technique is proposed. By adding a capacitor in the charging tank, the proposed design overcomes the output glitches in the conventional converter while maintaining a high speed and small silicon area. Moreover, the output voltage is accumulated periodically without the voltage drop that potentially induces a stable issue. As a design example, the proposed converter is integrated into a prototype frequency locked loop fabricated in a standard 0.13 μm CMOS technology, occupying a core silicon area of 470 μm × 350 μm. Measurement results show that the proposed design is able to work at 651 MHz with the phase noise of − 124dBc/Hz@1 MHz while consuming 26.4 mW from a 1.2 V power supply.


Charge redistribution CMOS integrated circuit Frequency-to-voltage converter Frequency locked loops Phase locked loops 



This work was supported by National Natural Science Foundation of China under Grant Numbers 61574125 and U1709221, and the industry innovation Project of Suzhou City of China (No. SYG201641).


  1. 1.
    Djemouai, A., Sawan, M. A., & Slamani, M. (2001). New frequency-locked loop based on CMOS frequency-to-voltage converter: Design and implementation. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 48(5), 441–449.CrossRefGoogle Scholar
  2. 2.
    Bui, H. T., & Savaria, Y. (2008). Design of a high-speed differential frequency-to-voltage converter and its application in a 5-GHz frequency-locked loop. IEEE Transactions on Circuits and Systems I: Regular Papers, 55(3), 766–774.MathSciNetCrossRefGoogle Scholar
  3. 3.
    Yi, X., Chen, X., & Yao, R. (2009). Frequency-adjustable clock oscillator based on frequency-to-voltage converter. Electronics Letters, 45(11), 530–532.CrossRefGoogle Scholar
  4. 4.
    Lin, C. E., & Hou, A. S. (2003). Design of frequency-to-voltage converter using successive-approximation technique. Instrumentation and Measurement Technology Conference, 2, 1438–1443.Google Scholar
  5. 5.
    Karybakas, C. A., & Laopoulos, T. L. (1989). Fast measuring frequency-to-voltage convertor with DC output. Electronics Letters, 25(15), 963–964.CrossRefGoogle Scholar
  6. 6.
    Italia, A., & Palmisano, G. (2009). A 1.2-mW CMOS frequency synthesizer with fully-integrated LC VCO for 400-MHz medical implantable transceivers. In IEEE radio frequency integrated circuits symposium, 2009 (pp. 33–336).Google Scholar
  7. 7.
    Khalil, W., Shashidharan, S., Copani, T., Chakraborty, S., Kiaei, S., & Bakkaloglu, B. (2011). A 700-uA 405-MHz all-digital fractional-N frequency-locked loop for ISM B and applications. IEEE Transactions on Microwave Theory and Techniques, 59(5), 1319–1326.CrossRefGoogle Scholar
  8. 8.
    Zhuo, H., Li, Y., Rhee, W., & Wang, Z. (2014, April). A 1.5 GHz all-digital frequency-locked loop with 1-bit ΔΣ frequency detection in 0.18 μm CMOS. In IEEE VLSI Design, Automation and Test (VLSI-DAT), 2014 (pp. 1–4).Google Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2019

Authors and Affiliations

  1. 1.Institute of VLSI DesignZhejiang UniversityHangzhouPeople’s Republic of China
  2. 2.Nanyang Technological University (NTU)SingaporeSingapore

Personalised recommendations