High speed RLC equivalent RC delay model for global VLSI interconnects

  • Sunil JadavEmail author
  • Munish vashishath
  • Rajeevan Chandel


Current-mode signaling significantly is known for increasing the bandwidth of on-chip interconnects and reduces the overall propagation delay. In this paper feature of current mode interconnects is exploited for investigating the performance of RLC equivalent ReffCT mathematical delay model of interconnects. This is due to a simple RC interconnects model which results a significant error in delay estimation. Due to this equivalency the non ideal effect of inductive behavior at high frequencies and scaled technologies can be suppressed. The dominance of inductance effect is optimized by Simulative Sweep Analysis Techniques (SSAT). Accuracy is verified by analytical and SPICE simulation results. The performance of delay model is further estimated for voltage and current mode interconnects. When test results are estimated with voltage and current mode systems, it is observed that the equivalent model is superior to the traditional Elmore and Sakurai delay model.


Elmore delay model Sakurai delay model Current mode 


  1. 1.
    Kumar, V. R., Kaushik, B. K., & Majumder, M. K. (2014). Graphene based on-chip interconnects and TSVs: Prospects and challenges. IEEE Nanotechnology Magazine, 8(4), 14–20.CrossRefGoogle Scholar
  2. 2.
    Majumder, M. K., Kukkam, N. R., & Kaushik, B. K. (2014). Frequency response and bandwidth analysis of multi-layer graphene nanoribbon and multi-walled carbon nanotube interconnects. IET Micro & Nano Letters, 9(9), 557–560.CrossRefGoogle Scholar
  3. 3.
    Agrawal, Y., Girish Kumar, M., & Chandeel, R. (2016). A novel unified model for copper and MLGNR interconnects using voltage and current mode signalling scheme. In IEEE transactions on electromagnetic compatibility.Google Scholar
  4. 4.
    Agrawal, Y., Girish Kumar, M., & Chandeel, R. (2016). Comprehensive model for high speed current mode signalling in next generation MWCNT bundle interconnect using FDTD technique. IEEE Transactions on Nanotechnology, 15(4), 590–598.CrossRefGoogle Scholar
  5. 5.
    Kumar, V. R., Majumder, M. K., Alam, A., Kukkam, N. R., & Kaushik, B. K. (2015). Stability and delay analysis of multi-layered GNR and multi-walled CNT interconnects. Journal of Computational Electronics, 14(2), 611–618.CrossRefGoogle Scholar
  6. 6.
    Sanaullah, M., Chowdhury, M. H. (2014). Analysis of RLC interconnect delay model using second order approximation. In Proceedings of the IEEE international symposium circuits systems (pp. 2756–2759).Google Scholar
  7. 7.
    Ismail, Y. I., Friedman, E. G., & Neves, J. L. (2000). Equivalent Elmore delay for RLC trees. IEEE Transactions on the Computer-Aided Design of Integrated Circuits and Systems, 19(1), 83–97.CrossRefGoogle Scholar
  8. 8.
    Chen, G., & Friedman, E. G. (2005). A Fourier series based RLC interconnect model for periodic signals. IEEE International Symposium on Circuit and Systems, 24(2), 4126–4129.Google Scholar
  9. 9.
    Roy, A., Xu, J., & Chowdhury, M. H. (2010). Analysis of the impacts of signal slew and skew on the behavior of coupled RLC interconnects for different switching patterns. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18(2), 338–342.CrossRefGoogle Scholar
  10. 10.
    Davis, J. A., & Meindl, J. D. (2000). Compact distributed RLC interconnect models—Part 1: Single line transient, time delay and overshoot expressions. IEEE Transactions Electron Devices, 47, 2068–2077.CrossRefGoogle Scholar
  11. 11.
    Davis, J. A., & Meindl, J. D. (2000). Compact distributed RLC interconnect models—Part II: Coupled line transient expressions and peak crosstalk in multilevel interconnect networks. IEEE Transactions Electron Devices, 47, 2078–2087.CrossRefGoogle Scholar
  12. 12.
    Venkatesan, R., Davis, J. A., & Menidle, J. D. (2003). Compact distributed RLC interconnect models—Part IV: Unified models for time delay, crosstalk and repeater inseration. IEEE Transactions Electron Devices, 50(4), 1094–1102.CrossRefGoogle Scholar
  13. 13.
    Sakurai, T. (2003). Closed form expression for interconnection delay, coupling and crosstalk in VLSI’s. IEEE Transactions Electron Device, 40, 118–124.CrossRefGoogle Scholar
  14. 14.
    Predictive technology website, Scholar
  15. 15.
    Bakoglu, H. B. (1990). Circuits, interconnections, and packaging for VLSI. Reading, MA: Addison-Wesley Company.Google Scholar
  16. 16.
    Elmore, W. C. (1948). The transient response of damped linear networks with particular regard to wide-band amplifiers. Journal of Applied Physics, 19(1), 55–63.CrossRefGoogle Scholar
  17. 17.
    Jadav, S., Vashishath, M., & Chandel, R. (2015). RLC equivalent RC delay model for global VLSI interconnect in current mode signaling. International Journal of Modeling & Simulation, 35(1), 27–34.CrossRefGoogle Scholar
  18. 18.
    Zhou, M., Liu, W., et. al. (2005). A closed form delay formula for on chip RLC interconnects in current mode signalling. In IEEE proceedings of ISCAS, 2005 (pp. 1082–1085).Google Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2019

Authors and Affiliations

  • Sunil Jadav
    • 1
    Email author
  • Munish vashishath
    • 1
  • Rajeevan Chandel
    • 2
  1. 1.Electronics Engineering DepartmentYMCAUST FaridabadFaridabadIndia
  2. 2.Electronics and Communication Engineering DepartmentNational Institute of Technology HamirpurHamirpurIndia

Personalised recommendations