Advertisement

Analog Integrated Circuits and Signal Processing

, Volume 98, Issue 1, pp 221–232 | Cite as

A low-power and area-efficient quaternary adder based on CNTFET switching logic

  • Shirin Fakhari
  • Narges Hajizadeh Bastani
  • Mohammad Hossein MoaiyeriEmail author
Mixed Signal Letter
  • 36 Downloads

Abstract

Due to the increasing short channel effects in scaled CMOS circuits, the need for alternative technologies has substantially been increased. Moreover, the limitation in space consumed by interconnects and increased power density in nanoscale binary circuits have challenged the scaling process to achieve more efficient and denser circuits. Accordingly, designing efficient nanoscale multiple-valued circuits is of great importance. In this paper, a low-power and area-efficient quaternary adder based on CNTFET switching logic is proposed. The proposed design significantly reduces the number of transistors, area and power consumption, while maintaining output driving capability and full swing operation. The proposed design is comprehensively simulated using HSPICE and the Stanford CNTFET model. Furthermore, the layout of the proposed circuit is drawn using the physical design tool for CNTFET-based circuits. The results confirm significant improvements regarding of area, average power consumption, PDP, static power dissipation and sensitivity to process variations compared to its state-of-the-art counterparts. Also, the proposed quaternary full adder is exerted as the building block of a 4-digit quaternary ripple carry adder, and the simulation results indicate its superiority regarding of energy efficiency.

Keywords

Nanoelectronics CNTFET Quaternary logic Switching logic Full adder Multiple-valued logic (MVL) Nanotechnology 

References

  1. 1.
    Moghaddam, M., Timarchi, S., Moaiyeri, M. H., & Eshghi, M. (2018). An ultra-low-power 9T SRAM cell based on threshold voltage technique. Circuits, Systems, and Signal Processing, 35(5), 1437–1455.CrossRefGoogle Scholar
  2. 2.
    Verma, P., Sharma, A. K., Noor, A., & Pandey, V. S. (2017). SDTSPC-technique for low power noise aware 1-bit full adder. Analog Integrated Circuits and Signal Processing, 92(2), 303–314.CrossRefGoogle Scholar
  3. 3.
    Bozorgmehr, A., Moaiyeri, M. H., Navi, K., & Bagherzadeh, N. (2018). UltraFETs-efficient fuzzy min/max circuits based on carbon nanotube. IEEE Transactions on Fuzzy Systems, 26(2), 1073–1078.CrossRefGoogle Scholar
  4. 4.
    Lin, S., Kim, Y.-B., & Lombardi, F. (2017). Design of a ternary memory cell using CNTFETs. IEEE Transactions Nanotechnology, 11(5), 1019–1025.Google Scholar
  5. 5.
    Liang, J., Chen, L., Han, J., & Lombardi, F. (2014). Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs. IEEE Transactions Nanotechnology, 3(4), 695–708.CrossRefGoogle Scholar
  6. 6.
    Ahmadi, M., & Reshadinezhad, M. R. (2018). A new high speed 2 n–1 modular adder based on carbon nano tube field effect transistors. Journal of Nanoelectronics and Optoelectronics, 13(4), 602–609.CrossRefGoogle Scholar
  7. 7.
    Temel, T., & Morgul, A. (2004). Implementation of multi-valued logic gates using full current-mode CMOS circuits. Analog Integrated Circuits and Signal Processing, 39(2), 191–204.CrossRefGoogle Scholar
  8. 8.
    Gupte, A. N., & Goel, A. K. (1991). Study of quaternary logic versus binary logic. In IEEE computer society press, first great lakes symposium on VLSI (pp. 336–337).Google Scholar
  9. 9.
    Saito, R., Dresselhaus, G., & Dresselhaus, M. S. (1998). Physical properties of carbon nanotubes. London: Imperial College press.CrossRefzbMATHGoogle Scholar
  10. 10.
    McEuen, P. L., Fuhrer, M. S., & Park, H. (2002). Single-walled carbon nanotube electronics. IEEE Transactions Nanotechnology, 1(1), 78–85.CrossRefGoogle Scholar
  11. 11.
    Kim, Y. B., & Lombardi, F. (2009). Novel design methodology to optimize the speed and power of the CNTFET circuits. In Proceedings of the IEEE international midwest symposium on circuits and systems (pp. 1130–1133).Google Scholar
  12. 12.
    Deng, J. (2007). Device modeling and circuit performance evaluation for nanoscale devices: Silicon technology beyond 45 nm node and carbon nanotube field effect transistors. Doctoral Dissertation, Stanford University.Google Scholar
  13. 13.
    Raychowdhury, A., & Roy, K. (2007). Carbon nanotube electronics: Design of high-performance and low-power digital circuits. IEEE Transactions on Circuits and Systems I: Regular Papers, 54, 2391–2401.CrossRefGoogle Scholar
  14. 14.
    Sharifi, F., Moaiyeri, M. H., Sharifi, H., Navi, K., & Thapliyal, H. (2017). On the design of quaternary arithmetic logic unit based on CNTFETs. International Journal of Electronics Letters.  https://doi.org/10.1080/21681724.2017.1409804.Google Scholar
  15. 15.
    Moaiyeri, M. H., Navi, K., & Hashemipour, O. (2012). Design and evaluation of CNFET-based quaternary circuits. Circuits, Systems, and Signal Processing, 31(5), 1631–1652.MathSciNetCrossRefGoogle Scholar
  16. 16.
    Sharifi, F., Moaiyeri, M. H., Navi, K., & Bagherzadeh, N. (2015). Quaternary full adder cells based on carbon nanotube FETs. Journal of Computational Electronics, 14(3), 762–772.CrossRefGoogle Scholar
  17. 17.
    Moaiyeri, M. H., Sedighiani, S., Sharifi, F., & Navi, K. (2016). Design and analysis of carbon nanotube FET-based quaternary full adders. Frontiers of Information Technology and Electronic, 17(10), 1056–1066.CrossRefGoogle Scholar
  18. 18.
    Ebrahimi, S. A., Reshadinezhad, M. R., Bohlooli, A., & Shahsavari, M. (2016). Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits. Microelectronics Journal, 53, 156–166.CrossRefGoogle Scholar
  19. 19.
    Huang, J., Zhu, M., Yang, S., Gupta, P., Zhang, W., Rubin, S. M., et al. (2017). A physical design tool for carbon nanotube field-effect transistor circuits. ACM Journal on Emerging Technologies in Computing Systems, 8(3), 25.Google Scholar
  20. 20.
    Deng, J., & Wong, H.-S. P. (2007). A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region. IEEE Transactions on Electron Devices, 54(12), 3186–3194.CrossRefGoogle Scholar
  21. 21.
    Deng, J., & Wong, H.-S. P. (2007). A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: Full device model and circuit performance benchmarking. IEEE Transactions on Electron Devices, 54(12), 3195–3205.CrossRefGoogle Scholar
  22. 22.
    Moaiyeri, J., & Razi, M. (2017). Performance analysis and enhancement of 10-nm GAA CNTFET-based circuits in the presence of CNT-metal contact resistance. Journal of Computational Electronics, 16(2), 240–252.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2018

Authors and Affiliations

  1. 1.Faculty of Electrical EngineeringShahid Beheshti University, G.C.TehranIran
  2. 2.Department of Computer Engineering, Yadegar-e-Imam Khomeini (RAH) Shahre Rey BranchIslamic Azad UniversityTehranIran

Personalised recommendations